An Embedded Enhanced-Boost Z-Source Inverter

Yuan, Jing; Yang, Yongheng; Liu, Ping; Shen, Yanfeng; Qiu, Zhipeng; Blaabjerg, Frede

Published in:
Proceedings of the IEEE International Power Electronics and Application Conference and Exposition (PEAC 2018)

DOI (link to publication from Publisher):
10.1109/PEAC.2018.8590410

Publication date:
2018

Document Version
Early version, also known as pre-print

Link to publication from Aalborg University

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Downloaded from vbn.aau.dk on: September 18, 2023
An Embedded Enhanced-Boost Z-Source Inverter

Jing Yuan¹, Yongheng Yang¹, Ping Liu¹, Yanfeng Shen¹, Zhipeng Qiu³, Frede Blaabjerg¹
¹Department of Energy Technology, Aalborg University, Denmark
²College of Electrical and Information Engineering, Hunan University, China
³State Grid Jinan Power Supply Company, China
Email: yua@et.aau.dk, yoy@et.aau.dk, pingliu@hnu.edu.cn, yaf@et.aau.dk, qzhpeng2005@126.com, fbl@et.aau.dk

Abstract—This paper proposes a modified inverter topology called Embedded Enhanced-Boost Z-Source Inverter (EEB-ZSI). Compared with the prior-art Enhanced-Boost Z-Source Inverter (EB-ZSI), the proposed topology features that the dc sources like PV panels can be embedded into a symmetrical impedance network. In this way, the dc current becomes continuous. More importantly, the voltage stress across the switching devices is lower, while a large conversion ratio is maintained. The proposed Z-source inverter is benchmarked with selected topologies in terms of the conversion ratio, voltage gain, and stresses on the devices. Simulation and experimental results are provided to validate the analysis.

Index Terms—Z-source inverter, embedded Z-source, high conversion ratio, continuous input current

I. INTRODUCTION

Traditional Voltage Source Inverters (VSIs) are widely used in industrial applications, e.g., motor drives, distributed power systems, and hybrid electric vehicles [1], which are typically in the buck operation mode. Generally, a dc-dc boost converter is used to achieve a high conversion of the dc voltage, which is then fed to an inverter. However, this two-stage power conversion increases the system cost and lowers the efficiency. The Z-source inverter (ZSI) [2] shown in Fig. 1 as a single-stage conversion, can effectively tackles those issues. Hence, many efforts have been made in recent years to enhance the performance of Z-source inverters by means of topological innovations and advanced control strategies.

Nonetheless, in order to increase the boost capability, more passive components (e.g., inductors and capacitors) should be added into the classic Z-source network shown in Fig. 1. For instance, a Switched-Inductor (SL) Z-source inverter (SL-ZSI) [3], as shown in Fig. 2, adopts two SL cells to replace the two inductors (L₁ and L₂) in traditional Z-source inverter, and thus leading to a higher conversion ratio. Based on the SL-ZSI topology, modified topologies were developed to further increase the boost ratio. For instance, according to the quasi Z-source inverter, two SL qZSI topologies were proposed in [4] and [5].

In addition, the boost capability can be improved by using more cascaded networks. In [6] and [7], the extended-boost ZSI topologies are called diode-assisted or capacitor-assisted converters for high boost ratios. A new family of high-boost ZSIs with switched impedance is presented in [8] and [9]. More specially, in [8], a topology with a switched impedance network (EB-ZSI) was introduced, as shown in Fig. 3, which can achieve an even higher boost ratio due to the shorter shoot-through duration and a larger modulation index. However, the inverter volume also increases because of the extra inductors and/or capacitors. Additionally, the dc currents of ZSIs are normally chopped due to the shoot-through operation. To address this problem, a number of embedded ZSI topologies were proposed [10], [11], which also achieve lower capacitor voltage ratings. A typical parallel-embedded Z-source inverter (E-ZSI) is exemplified in Fig. 4, where it can be observed that two dc sources (e.g., PV panels) are directly connected in series with the inductors (i.e., (L₁ and L₂)) of the classic ZSI in Fig. 1. This topology is especially suitable for PV or fuel cell systems.

Inspired by the above, a new topology is proposed in this paper by modifying the embedded Z-source and switched Z-source, where Z represents impedance inverters. The proposed topology can achieve continuous dc source currents and also reduce the voltage stresses with a relatively large boost factor. In Section II, the operation principle of the proposed topology is presented. Comparisons with the conventional switched impedance networks and the embedded ZSIs are performed, and benchmarking results are given in Section III. Simulation and experimental results are provided.
in Section IV, which verify the improved performance of the proposed Z-source topology in terms of continuous dc current and also reduced voltage stresses. Finally, the paper is concluded in Section V.

II. OPERATION PRINCIPLE OF THE PROPOSED EEB-ZSI TOPOLOGY

Fig. 5 shows the topology of the proposed Embedded Enhanced-Boost Z-Source Inverter (EEB-ZSI), which demonstrates two symmetrical Z-source networks with embedded dc sources. The operation principle of the EEB-ZSI is the same as that of the conventional ZSI, there are two operating states, i.e., the shoot-through state and non-shoot-through state.

The equivalent circuits of the proposed Z-source converter in the shoot-through state and non-shoot-through state are shown in Figs. 6 and 7, respectively. It is assumed that all capacitors (and inductors) in the proposed topology are identical. Moreover, the dc sources in the two Z-impedance networks are the same voltage of 0.5\(V_{\text{in}}\), with \(V_{\text{in}}\) being the input voltage of the dc source before splitting. According to the topological symmetry, it can be obtained that

\[
V_{C1} = V_{C2} \tag{1}
\]

\[
V_{C3} = V_{C4} \tag{2}
\]

in which \(V_{C1}, V_{C2}, V_{C3},\) and \(V_{C4}\) are the corresponding voltage across the capacitor \(C_1, C_2, C_3,\) and \(C_4\). As mentioned above, the operation can be separated into two states:

A. Shoot-Through State

As shown in Fig. 6, \(D_1\) and \(D_2\) are ON with \(D_3\), \(D_4\), and \(D_{\text{in}}\) being reverse-biased in the shoot-through state. Additionally, \(L_1\) and \(L_2\) are in parallel with \(C_1\) and \(C_2\), respectively. Then, it can be obtained that

\[
V_{C1} = V_{C2} = V_{L1} = V_{L2} \tag{3}
\]

where \(V_{L1}\) and \(V_{L2}\) are the voltage of the inductor \(L_1\) and \(L_2\), respectively.

According to the Kirchhoff’s voltage law, the voltages on the inductors \(L_3\) and \(L_4\) can be expressed as

\[
V_{L3} = V_{C3} + 0.5V_{\text{in}} \tag{4}
\]

\[
V_{L4} = V_{C4} + 0.5V_{\text{in}} \tag{5}
\]

with \(V_{L3}\) and \(V_{L4}\) being the inductor voltages in the shoot-through state.

B. Non-Shoot-Through State

As shown in Fig. 7, \(D_3\), \(D_4\), and \(D_{\text{in}}\) are ON, and \(D_1\) and \(D_2\) are OFF. In one switching cycle, the inductor average voltage should be zero, and then applying the volt-second balance principle to all the inductors gives

\[
DV_{L1} + (1 - D) V_{L1, \text{NON}} = 0 \tag{6}
\]

\[
DV_{L3} + (1 - D) V_{L3, \text{NON}} = 0 \tag{7}
\]

where \(V_{L1, \text{NON}}\) and \(V_{L3, \text{NON}}\) represent the inductor voltage on \(L_1\) and \(L_3\), respectively, during the non-shoot-through state,
and $D$ is the duty cycle. With (3), (4), (6) and (7), $V_{L_1\text{-NON}}$ and $V_{L_3\text{-NON}}$ can be solved as

$$V_{L_1\text{-NON}} = -\frac{D}{1-D}V_{C_1}$$

(8)

$$V_{L_3\text{-NON}} = -\frac{D}{1-D}(V_{C_3} + 0.5V_{\text{in}})$$

(9)

Furthermore, according to Fig. 7, the following can be obtained by applying the Kirchhoff’s voltage law:

$$V_{L_1\text{-NON}} + V_{C_3} - V_{C_1} = 0$$

(10)

$$V_{L_1\text{-NON}} + V_{L_3\text{-NON}} - 0.5V_{\text{in}} + V_{C_2} = 0$$

(11)

$$V_{L_1\text{-NON}} - 0.5V_{\text{in}} + V_{dc} - V_{C_3} = 0$$

(12)

Accordingly, the capacitor voltage $V_{C_3}$ and the peak dc-link voltage $V_p$ can be expressed as

$$V_{C_3} = \frac{0.5}{2D^2 - 4D + 1}V_{\text{in}}$$

(13)

$$V_p = \frac{1 - D}{2D^2 - 4D + 1}V_{\text{in}} = B \cdot V_{\text{in}}$$

(14)

where

$$B = \frac{1 - D}{2D^2 - 4D + 1}$$

(15)

is the boost factor.

The peak of the inverter output voltage is expressed as

$$V_p = MV_p^2 = \frac{MBV_{dc}}{2} = \frac{GV_{dc}}{2}$$

(16)

in which $G$ is the buck-boost factor, $M$ is the modulation index, and $V_{dc}$ is the average dc-link voltage. The buck-boost factor can be expressed with respect to the modulation index $M$ as

$$G = MB = \frac{M^2}{2M^2 - 1}$$

(17)

### III. Comparison of the Proposed EEB-ZSI with Other Topologies

A detailed comparison of the ZSI, E-ZSI, EB-ZSI and EEB-ZSI is performed, and the benchmarking results are summarized in Table I. Fig. 8 shows the relationship between the shoot-through duty ratio and the boost factor among these topologies. Although the boost factor of the proposed EEB-ZSI is slightly lower than the conventional EB-ZSI, it is much higher than the ZSI and the E-ZSI, as observed in Fig. 8. In addition, Fig. 9 compares the voltage gains of the selected topologies in respect to the modulation index. It can be seen in Fig. 9 that the voltage gain of the proposed impedance-source topology is higher than the conventional embedded ZSI and the classic ZSI. However, it achieves a slightly lower voltage gain when comparing with the EB-ZSI. Nevertheless, the proposed topology can achieve lower voltage stresses, as shown in Figs. 10 and 11. The voltage stresses are defined as the ratio of the peak dc-link voltage and capacitors voltage to the minimum dc voltage. It can be seen in Fig. 10 that the proposed EEB-ZSI has a better performance compared with other topologies in terms of voltage stresses over the power switches. The power switch stress of the proposed EEB-ZSI is almost the same as the EB-ZSI but much lower than the ZSI and E-ZSI for the same voltage gain, as observed in Fig. 10. In addition, Fig. 11 shows that the capacitor voltage stress of the proposed EEB-ZSI is less than the EB-ZSI, and thus, the capacitors with lower ratings can be used to reduce the cost and size for...
TABLE I
BENCHMARKING OF SELECTED IMPEDANCE-SOURCE INVERTERS.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>$\frac{1}{1-2D}$</td>
<td>$\frac{1}{1-2D}$</td>
<td>$\frac{2D^2-4D+1}{M}$</td>
<td>$\frac{1-D}{2D^2-4D+1}$</td>
</tr>
<tr>
<td>GM</td>
<td>$G = \frac{M}{2M-1}$</td>
<td>$G = \frac{M}{2M-1}$</td>
<td>$G = \frac{M}{2M-1}$</td>
<td>$G = \frac{M^2}{2M-1}$</td>
</tr>
<tr>
<td>$V_s/GV_{dc}$</td>
<td>$2 - \frac{1}{C}$</td>
<td>$2 - \frac{1}{C}$</td>
<td>$\frac{8G}{\sqrt{8G^2+1}+1}$</td>
<td>$\frac{2G}{G-1} \sqrt{\frac{G}{2G-1}}$</td>
</tr>
<tr>
<td>$V_{c1,2}/GV_{dc}$</td>
<td>1</td>
<td>2</td>
<td>$\frac{1+\sqrt{1+8G^2}}{4G^2}$</td>
<td>$1 + \frac{1}{C}$</td>
</tr>
<tr>
<td>$V_{c3,4}/GV_{dc}$</td>
<td>NA</td>
<td>NA</td>
<td>1</td>
<td>$1 - \frac{1}{2G}$</td>
</tr>
</tbody>
</table>

IV. SIMULATIONS AND EXPERIMENTAL TESTS

In order to validate the proposed EEB-ZSI topology, simulations and experimental tests are performed. System parameters are shown in Table II for both simulation and experimental cases.

A. Simulation Results

The proposed topology is simulated in the PLECS and MATLAB/Simulink with an open-loop control. The simulation results are shown in Fig. 12, where $M = 0.775$, $D = 0.225$, and $V_{dc} = 40$ V. According to (15), the boost factor can be calculated as $B = 3.85$, and thus, the dc-link voltage should be boosted to 154 V (the peak). From the simulation results, it is obvious that the capacitor voltages $V_{C1}$, $V_{C2}$, $V_{C3}$, and $V_{C4}$ are boosted to 77 V ($V_{C1}=V_{C2}$) and 99 V ($V_{C3}=V_{C4}$), respectively, and the peak dc-link voltage $V_{dc}$ is boosted to 154 V, as expected. Additionally, all the inductor currents increase when the dc-link voltage remains zero during the shoot-through state, as shown in Fig. 12(b). This means that the DC currents are continuous. In order to compare the capacitor stress between the EZ-ZSI and EEB-ZSI, another simulation is carried out and the results show that the capacitor stress of the EZ-ZSI is higher than the proposed EEB-ZSI to achieve the same voltage gain, as indicated in Fig. 12(c). This is in agreement with the theoretical analysis.

B. Experimental Results

An experimental setup is built up in the lab to verify the performance of the proposed topology. The entire system is controlled by a digital signal processor (DSP) TMS320F28335. The experimental results are shown in Fig.
The capacitor voltages $V_{C1}$, $V_{C2}$, and $V_{C3}$ are boosted to 73 V ($V_{C1}=V_{C2}$) and 92 V ($V_{C2}=V_{C3}$), and the peak dc-link voltage $V_{dc}$ is boosted from 40 V to 148 V, as shown in Fig. 13(a). Compared with simulation results, the boost factor of the experimental results is slightly low due to the effect of the parasitic components in the inductors and capacitors. Moreover, the dc source currents in Fig. 13(a) are continuous. Notably, there are voltage spikes appearing in the dc-link voltage, as shown in Fig. 13. This is possibly due to the electromagnetic interference, which should be improved further.

V. CONCLUSION

In this paper, an Embedded Enhanced-Boost Z-source Inverter (EEB-ZSI) was proposed. Compared with the Enhanced-Boost ZSI (EB-ZSI), the current from the dc source in the proposed topology is continuous. Two dc sources are embedded into the symmetrical Z-source networks in the proposed topology. Additionally, the capacitor voltage stress of the proposed EEB-ZSI topology is lower than the EB-ZSI due to the embedded configuration. Simulation and experimental results have demonstrated that the proposed topology has a similar boost capability as the EB-ZSI and better performance than the EB-ZSI in terms of voltage stresses of capacitors.

REFERENCES