

Impact of phase locked loop with different types and control dynamics on resonance of DFIG system

Din, Zakiud; Zhang, Jianzhong; Bassi, Hussain; Rawa, Muhyaddin; Song, Yipeng

Published in:
Energies

DOI (link to publication from Publisher):
[10.3390/en13051039](https://doi.org/10.3390/en13051039)

Creative Commons License
CC BY 4.0

Publication date:
2020

Document Version
Publisher's PDF, also known as Version of record

[Link to publication from Aalborg University](#)

Citation for published version (APA):
Din, Z., Zhang, J., Bassi, H., Rawa, M., & Song, Y. (2020). Impact of phase locked loop with different types and control dynamics on resonance of DFIG system. *Energies*, 13(5), Article 1039.
<https://doi.org/10.3390/en13051039>

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.




- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Article

Impact of Phase Locked Loop with Different Types and Control Dynamics on Resonance of DFIG System

Zakiud Din ¹, Jianzhong Zhang ^{1,*}, Hussain Bassi ^{2,3}, Muhyaddin Rawa ^{2,4} and Yipeng Song ⁵

¹ School of Electrical Engineering, Southeast University, Nanjing 210096, China; zaki@seu.edu.cn

² Center of Research Excellence in Renewable Energy and Power Systems, King Abdulaziz University, Jeddah 21589, Saudi Arabia; hmbassi@kau.edu.sa (H.B.); mrawa@kau.edu.sa (M.R.)

³ Department of Electrical Engineering, Faculty of Engineering, King Abdulaziz University, Rabigh 25732, Saudi Arabia

⁴ Department of Electrical and Computer Engineering, Faculty of Engineering, King Abdulaziz University, Jeddah 21589, Saudi Arabia

⁵ Department of Energy Technology, Aalborg University, AAU 9220 Aalborg East, Denmark; yis@et.aau.dk

* Correspondence: jiz@seu.edu.cn

Received: 13 January 2020; Accepted: 19 February 2020; Published: 26 February 2020



Abstract: In recent years, the doubly fed induction generator (DFIG) operates in a weak grid, rather than a strong grid due to the high proportion of wind energy into the power grid. The impedance interaction between the DFIG system and series and parallel compensated weak grid might cause the subsynchronous resonance (SSR) and high frequency resonance (HFR) in the DFIG system, respectively. Phase locked loop (PLL) is a popular grid synchronization technique, and the high bandwidth PLL can cause resonance at middle frequencies in the DFIG system. However, the impact of PLL types and their controller dynamics on the resonance in the DFIG system are not adequately researched. The impact of the PLL controller with different types, such as synchronous reference frame (SRF) and Lead/Lag PLL, is studied in this paper to fill this gap. Additionally, an improved PLL is proposed, which can guarantee the high phase margin and decrease the likelihood of the resonance at middle frequencies in the DFIG system under a weak grid. Moreover, the phase margin of the DFIG system impedance with an improved PLL is less sensitive to its controller parameters. Simulation and experimental results verify the effectiveness of the proposed method.

Keywords: doubly fed induction generator; phase locked loop; phase margin; resonance

1. Introduction

The cost-effective variable speed operations and partial size power converter make the doubly fed induction generator (DFIG) prevalent in a modern wind power plant [1]. In recent years, the increasing growth of the DFIG system into a weak power system with large impedance might be seen [2–4], where the stable and secure operation of the DFIG system is contestable.

The subsynchronous resonance (SSR) [5–11] and high frequency (HFR) [12–16] may occur, when the DFIG system operates under a series and parallel compensated weak grid, respectively.

Vector control (VC) is the most widely used technique for a grid-connected DFIG system, and it can be divided into a stator voltage oriented VC and stator flux oriented VC. The most crucial factor for the stator voltage oriented VC is the phase locked loop (PLL) phase angle. While using the PLL Phase angle information, the d -axis and q -axis values of stator and rotor current and grid voltage are accurately computed through the park and inverse park transformation. Additionally, the rotor side converter (RSC) and grid side converter (GSC) controller can be resolute by the phase angle information provided by the PLL [17].

In the literature [18–21], the impact of PLL on the harmonic stability and impedance modeling of the grid-connected converter under a weak grid has been reported. Literature [18] introduced the double second-order generalized integrator (DSOGI-PLL) to increase the phase margin and improve the stability of the three-phase grid-connected converter. The harmonic stability improvement, taking the frequency coupling characteristics of the PLL, has been studied in [19] for a single-phase grid-connected converter. The authors in [20] have conducted the study revealing the grid-connected converter with modified PLL parameters to augment the stability analysis. [21] investigated the impact of PLL and current controller on the impedance modeling of the grid-connected converter in $\alpha\beta$ stationary frame. Additionally, in the dq synchronous frame, the grid-connected converter impedance modeling is proposed by authors in [22,23]. Recently, [24] conducted a detailed study on the stability of grid connected converter with PLL inclusions. The authors in [25] have proposed the symmetrical PLL for single input single output (SISO) impedance modeling to improve the stability of the grid-connected converter under a weak grid. Reference [26] put forward the two-port network based impedance modeling and stability analysis method for a grid-connected converter. However, the literature [24–26] only relies on the grid-connected converter.

Likewise, the grid-connected converter, Literatures [5] investigated the effect of PLL on the SSR in the DFIG system. Literature [5], further reports that the high bandwidth PLL, i.e., the larger values of K_{pPLL} and K_{iPLL} , increases the probability of the SSR incidence in the DFIG system due to the low phase margin [27] studying the effect of PLL parameters on the SSR in a type-4 wind turbine. However, the impact of PLL on the impedance modeling has been ignored for the analysis and damping of HFR in the DFIG system [12–16].

There are numerous techniques for analyzing the resonance phenomena in the DFIG system under a weak grid. Impedance modeling is widely employed for the resonance identification and mitigation in the DFIG system. The dc-link voltage controller dynamics are ignored due to its relatively small control bandwidth (10 Hz or lower), and the dc-link capacitance can then be simplified as an ideal voltage source [7,28]. Additionally, the impedance modeling usually ignores the PLL impact, due to the lower bandwidth when compared to the high bandwidth of the PI controller of the closed-loop rotor and grid current. However, the high bandwidth PLL causes resonance at middle frequencies in the DFIG system under a parallel compensated weak grid [29]. Therefore, the impact of PLL dynamics cannot be ignored when the DFIG system is connected to a parallel compensated weak grid.

In this paper, the impact of PLL on impedance modeling and resonance in the DFIG system under a parallel compensated weak grid is studied. Firstly, different types of PLL on the impedance modeling of the DFIG system are investigated. Secondly, the PLL parameters, i.e., the bandwidth of the different types of PLL on the impedance modeling and, hence, the resonance in the DFIG system, is investigated in detail. Finally, an improved PLL is proposed, which can guarantee the improved dynamic performance with a high phase margin and no resonance in the middle frequencies.

This paper is organized, as follows: Section 2 discusses the small-signal impedance modeling of the traditional and improved PLL. The impedance modeling of the DFIG system with the inclusion of PLL is put forward in Section 3. Section 4 discusses the simulation results with the traditional PLL and an improved PLL. Time domain simulations of the DFIG system with traditional and the proposed PLL are carried out in Section 5. Section 6 gives the experimental results. Section 7 sums up with the conclusions.

2. Small-Signal Impedance Model of PLL

2.1. Common Sketch of Studied System

Figure 1 depicts the schematic diagram of the studied DFIG system. Wherein, Table 1 gives the parameters of the studied system with a commercial Vestas V90-2MW DFIG system. The PLL is adopted to obtain the phase angle for the coordinate transformation. Different types of PLL can be

used, which will be discussed in the subsequent section of the paper. The PLL output angle θ_{PLL} is used to control the rotor and grid current employing the RSC and GSC, respectively.

The outer power and inner current control loop constitute the RSC control system with proportional and integral (PI) controllers. The deduction of PLL angle (θ_{PLL}) and the rotor position angle (θ_r) are the most critical information required for the park and inverse park transformation, which are required in the control of the rotor current and voltage. The outer power control loop is ignored due to its large time constant.

Likewise, the RSC, the GSC outer dc-link voltage control loop, requires the phase angle information θ_{PLL} for the park and inverse park transformation in computing the reference for the converter-side filter current. Similarly, the outer dc-link control loop is ignored, due to the larger time constant. Consequently, the rotor/filter current and control voltage transformation results might be influenced, which can degrade the accuracy of current tracking.




Figure 1. Schematic diagram of the studied doubly fed induction generator (DFIG) system.

2.2. Synchronous reference frame-PLL (SRF-PLL): Small Signal Impedance Modeling

Figure 2 shows the schematic diagram of SRF-PLL. To synchronize the grid voltage with DFIG, the phase angle for transformation is necessary, as can be seen in Figure 2.




Figure 2. Schematic diagram of synchronous reference frame-phase locked loop (SRF-PLL).

The abc to $\alpha\beta$ transformation does not require phase angle information, so it will not be included in the subsequent calculation. However, phase angle information plays an important role in abc to dq transformation.

The transformation from V_{abc} to $V_{\alpha\beta}$ frame of reference is given by

$$\begin{bmatrix} V_\alpha \\ V_\beta \end{bmatrix} = \begin{bmatrix} \frac{2}{3} & -\frac{1}{3} & -\frac{1}{3} \\ 0 & \frac{1}{\sqrt{3}} & -\frac{1}{\sqrt{3}} \end{bmatrix} \begin{bmatrix} V_a \\ V_b \\ V_c \end{bmatrix} \quad (1)$$

Similarly, the transformation from $V_{\alpha\beta}$ to V_{dq} is given by

$$\begin{bmatrix} V_d \\ V_q \end{bmatrix} = \begin{bmatrix} \cos(\omega t) & \sin(\omega t) \\ -\sin(\omega t) & \cos(\omega t) \end{bmatrix} \begin{bmatrix} V_\alpha \\ V_\beta \end{bmatrix} \quad (2a)$$

$$T_{\alpha\beta/dq} = \begin{bmatrix} \cos(\omega t) & \sin(\omega t) \\ -\sin(\omega t) & \cos(\omega t) \end{bmatrix} \quad (2b)$$

Based on (2), it can be seen that this transformation is nonlinear, and its transfer function cannot be directly obtained. The small-signal modeling method [22] is adopted to deduce its transfer function. The PLL is supposed to be ideal in the steady state, such that the error in phase angle is zero. With this approximation, we have

$$\begin{bmatrix} V_d^{(1)} \\ V_q^{(1)} \end{bmatrix} = \begin{bmatrix} \cos(0) & \sin(0) \\ -\sin(0) & \cos(0) \end{bmatrix} \begin{bmatrix} V_d^{(2)} \\ V_q^{(2)} \end{bmatrix} \quad (3)$$

where the superscript “(1)” and “(2)” represent the components of PLL control output and PCC voltage, respectively.

Considering a small perturbation to disrupt the steady state can be utilized to derive the transfer function of the PLL, and then we have

$$\begin{bmatrix} V_d^{(1)} + \tilde{v}_d^{(1)} \\ V_q^{(1)} + \tilde{v}_q^{(1)} \end{bmatrix} = \begin{bmatrix} \cos(0 + \Delta\tilde{\theta}) & \sin(0 + \Delta\tilde{\theta}) \\ -\sin(0 + \Delta\tilde{\theta}) & \cos(0 + \Delta\tilde{\theta}) \end{bmatrix} \begin{bmatrix} V_d^{(2)} + \tilde{v}_d^{(2)} \\ V_q^{(2)} + \tilde{v}_q^{(2)} \end{bmatrix} \quad (4)$$

where $V_{dq}^{(1)}$ and $V_{dq}^{(2)}$ represent the steady state dq voltage component of PLL and PCC, respectively. $\tilde{v}_{dq}^{(1)}$ and $\tilde{v}_{dq}^{(2)}$ represent the small-signal perturbation dq voltage components of PLL and PCC, respectively. $\Delta\tilde{\theta}$ represents the small-signal perturbation of the PLL phase angle.

While taking the trigonometric function small-angle approximation into consideration, we have

$$\begin{bmatrix} V_d^{(1)} + \tilde{v}_d^{(1)} \\ V_q^{(1)} + \tilde{v}_q^{(1)} \end{bmatrix} \approx \begin{bmatrix} 1 & \Delta\tilde{\theta} \\ -\Delta\tilde{\theta} & 1 \end{bmatrix} \begin{bmatrix} V_d^{(2)} + \tilde{v}_d^{(2)} \\ V_q^{(2)} + \tilde{v}_q^{(2)} \end{bmatrix} \quad (5)$$

Ignoring the steady-state parameters in (5), we have

$$\begin{bmatrix} \tilde{v}_d^{(1)} \\ \tilde{v}_q^{(1)} \end{bmatrix} \approx \begin{bmatrix} \tilde{v}_d^{(2)} + V_q^{(2)} \Delta\tilde{\theta} \\ -V_d^{(2)} \Delta\tilde{\theta} + \tilde{v}_q^{(2)} \end{bmatrix} \quad (6)$$

The output phase angle of PLL is given by

$$\Delta\tilde{\theta} = \tilde{v}_q^{(1)} G_{PLL}(s) \frac{1}{s} \quad (7)$$

where $G_{PLL}(s) = K_{pPLL} + K_{iPLL}/s$ represents the PLL unit PI controller.

Combining (6) and (7), we have

$$\Delta\tilde{\theta} = \frac{G_{PLL}(s)}{s + V_d^{(2)} G_{PLL}(s)} \tilde{v}_q^{(2)} \quad (8)$$

The transfer function from the phase angle of PLL to the PCC voltage q -component is given by

$$\Delta\tilde{\theta} = H_{PLL}(s) \tilde{v}_q^{(2)} \quad (9a)$$

$$H_{PLL}(s) = \frac{G_{PLL}(s)}{s + V_d^{(2)} G_{PLL}(s)} \quad (9b)$$

While substituting (9b) into (5), the closed loop transfer function matrix including the transformation from $V_{\alpha\beta}$ to V_{dq} , the PLL unit, and an integral block can be obtained and is given by

$$\begin{bmatrix} \tilde{v}_d^{(1)} \\ \tilde{v}_q^{(1)} \end{bmatrix} \approx \begin{bmatrix} \tilde{v}_d^{(2)} + V_q^{(2)} H_{PLL}(s) \tilde{v}_q^{(2)} \\ -V_d^{(2)} H_{PLL}(s) \tilde{v}_q^{(2)} + \tilde{v}_q^{(2)} \end{bmatrix} = \begin{bmatrix} 1 & V_q^{(2)} H_{PLL}(s) \\ 0 & 1 - V_d^{(2)} H_{PLL}(s) \end{bmatrix} \begin{bmatrix} \tilde{v}_d^{(2)} \\ \tilde{v}_q^{(2)} \end{bmatrix} \quad (10)$$

The transfer function matrix in its final form ($\alpha\beta$ to dq) is given by

$$H_{\alpha\beta/dq} = \begin{bmatrix} 1 & 0 \\ 0 & 1 - V_d^{(2)} H_{PLL}(s) \end{bmatrix} \quad (11)$$

Equations that are similar to (2) can be obtained for the transformation from V_{dq} to $V_{\alpha\beta}$ and it is given by

$$\begin{bmatrix} V_\alpha \\ V_\beta \end{bmatrix} = \begin{bmatrix} \cos(\omega t) & -\sin(\omega t) \\ \sin(\omega t) & \cos(\omega t) \end{bmatrix} \begin{bmatrix} V_d \\ V_q \end{bmatrix} \quad (12a)$$

$$T_{dq/\alpha\beta} = \begin{bmatrix} \cos(\omega t) & -\sin(\omega t) \\ \sin(\omega t) & \cos(\omega t) \end{bmatrix} \quad (12b)$$

Table 1. Simulation parameters for the studied system.

Element	Symbol	Value	Symbol	Value
DFIG	P_s	2 MW	T_D	300 μ s
	V_{nom}	690 V	Pole pairs	3
	P_{base}	2 MW	V_{base}	563 V
	N_{base}	750 rpm	ω_r	0.8 p.u.
	R_s	0.0067 p.u.	R_r	0.0063 p.u.
	L_{ls}	0.0528 p.u.	L_{lr}	0.0792 p.u.
	L_M	3.9592 p.u.	p	3
	f_s	5 kHz	f_{sw}	2.5 kHz
	L_1	125 μ H	L_2	125 μ H
	C_f	220 μ F	V_1	480 V
	V_2	690 V	V_{PCC}	1 KV
	K_r	2.08	K_g	1.45
	K_{p1}	0.2	K_{i1}	2
	K_{p2}	0.2	K_{i2}	2

Table 1. Cont.

Element	Symbol	Value	Symbol	Value
Weak Grid	R_{g2}	3.2 m Ω	L_{g2}	0.058 mH
	C_{g2}	0.0032 F		
SRF	K_{pPLL1}	5	K_{iPLL1}	50
	K_{pPLL2}	50	K_{iPLL2}	500
	K_{pPLL3}	500	K_{iPLL3}	5000
Lead/Lag	K_1	13	T_{1a}	0.0092
	T_{2a}	0.0003	K_2	79
	T_{1b}	0.0072	T_{2b}	0.0003
	K_3	444	T_{1c}	0.0045
PLL	T_{2c}	0.0003		
	K_{pPLL1}	50	K_{iPLL1}	5
	K_{dPLL1}	10	T_{w1}	0.04
	K_{pPLL2}	90.9	K_{iPLL2}	9
	K_{dPLL2}	18.12	T_{w2}	0.04
	K_{pPLL3}	540.3	K_{iPLL3}	18
	K_{dPLL3}	110.3	T_{w3}	0.04
	K_1	4.8	K_2	4.8
	K_3	4.8		

The closed loop transfer function matrix, including the transformation from V_{dq} to $V_{\alpha\beta}$, by repeating the similar steps, as given above, the PLL unit and an integral block can be obtained, and is given by

$$\begin{bmatrix} \tilde{v}_d^{(2)} \\ \tilde{v}_q^{(2)} \end{bmatrix} \approx \begin{bmatrix} \tilde{v}_d^{(1)} - V_q^{(1)} H_{PLL}(s) \tilde{v}_q^{(1)} \\ V_d^{(1)} H_{PLL}(s) \tilde{v}_q^{(1)} + \tilde{v}_q^{(1)} \end{bmatrix} = \begin{bmatrix} 1 & -V_q^{(1)} H_{PLL}(s) \\ 0 & 1 + V_d^{(1)} H_{PLL}(s) \end{bmatrix} \begin{bmatrix} \tilde{v}_d^{(1)} \\ \tilde{v}_q^{(1)} \end{bmatrix} \quad (13)$$

The transfer function matrix in its final form (dq to $\alpha\beta$) is given by

$$H_{dq/\alpha\beta} = \begin{bmatrix} 1 & 0 \\ 0 & 1 + V_d^{(1)} H_{PLL}(s) \end{bmatrix} \quad (14)$$

2.3. Small Signal Modeling of Lead/Lag PLL

Figure 3 shows the schematic diagram of Lead/Lag PLL. The Lead/Lag Lag/lead controller in the PLL structure is preferred due to the enhanced filtering features. More details regarding Lead/Lag PLL can be found in [30].




Figure 3. Schematic diagram of Lead/Lag PLL.

Based on Figure 3, the open and closed loop transfer function of the Lead/Lag PLL can be obtained and it is expressed as

$$G_o(s) = K \frac{1 + T_1 s}{1 + T_2 s} \cdot \frac{1}{s} \quad (15a)$$

$$G_{cl}(s) = \frac{K(1 + T_1 s)}{T_2 s^2 + (1 + T_1 K)s + K} \quad (15b)$$

The detailed deduction of the small signal impedance model of the Lead/Lag will not be discussed here, as the derivations process is similar to the SRF-PLL. The final equation that is similar to (11) and (14) can be obtained and is given as

$$H''_{\alpha\beta/dq} = \begin{bmatrix} 1 & 0 \\ 0 & 1 - V_d^{(2)} G_{cl}(s) \end{bmatrix} \quad (16)$$

$$H''_{dq/\alpha\beta} = \begin{bmatrix} 1 & 0 \\ 0 & 1 + V_d^{(1)} G_{cl}(s) \end{bmatrix} \quad (17)$$

2.4. Small Signal Modeling of Improved PLL

Figure 4 shows the schematic diagram of an improved PLL.




Figure 4. Schematic diagram of improved PLL.

The open and closed loop transfer function of the improved PLL that is based on Figure 4 can be expressed as

$$G_o^m(s) = K \frac{T_w s}{1 + T_w s} \cdot \left(K_{pPLL} + \frac{K_{iPLL}}{s} + K_{dPLL} s \right) \frac{1}{s} \quad (18a)$$

$$G_{cl}^m(s) = \frac{K T_w K_{dPLL} s^2 + K K_{pPLL} T_w s + K K_{iPLL} T_w}{T_w s^3 + (1 + K T_w K_{dPLL}) s^2 + K K_{pPLL} T_w s + K K_{iPLL} T_w} \quad (18b)$$

The detailed deduction of the small signal impedance model of the improved will not be discussed here, as the derivations process is similar to the SRF-PLL. The final equation similar to (11) and (14) can be obtained and is given as

$$H^m_{\alpha\beta/dq} = \begin{bmatrix} 1 & 0 \\ 0 & 1 - V_d^{(2)} G_{cl}^m(s) \end{bmatrix} \quad (19)$$

$$H^m_{dq/\alpha\beta} = \begin{bmatrix} 1 & 0 \\ 0 & 1 + V_d^{(1)} G_{cl}^m(s) \end{bmatrix} \quad (20)$$

3. Impedance Modeling: DFIG System with PLL Inclusions

The impedance modeling of the DFIG system can be established based on the modeling of different PLL types. In this paper, for simplifying the DFIG system impedance modeling, the transformation from abc to $\alpha\beta$ is ignored in the impedance modeling, as it does not interact with the PLL and controller of the DFIG system. Furthermore, the dc-link voltage controller dynamics is ignored (because of the

lower bandwidth (10 Hz or less) of the dc-link voltage controller) to more clearly show the PLL impact on the impedance modeling. It should be noted that the PLLs of the DFIG system causes resonances at the middle frequency range from 200 Hz to 800 Hz.

3.1. Impedance Modeling with SRF-PLL

Figure 5 depicts the rotor current controller of the RSC. The different control units used in Figure 5 are discussed, as follows. The PI controller of the rotor current can be expressed as

$$G_{c1}(s) = K_{p1} + \frac{K_{i1}}{s} \quad (21)$$

where K_{p1} and K_{i1} are the RSC current controller proportional and integral parameters, respectively.

The PWM digital delay can be expressed as

$$G_D(s) = e^{-sT_D} \quad (22)$$

where T_D is the digital control delay.




Figure 5. Schematic diagram of rotor side converter (RSC) rotor current control.

Figure 6a shows the equivalent circuit of the DFIG machine. R_s and R_r are the stator and rotor resistance, respectively. L_{ls} , L_{lr} , and L_M are the stator leakage inductance, rotor leakage inductance, and magnetizing inductance, respectively. The magnetizing inductance branch can be ignored due to the high value of stator and rotor leakage inductance. Subsequently, the simplified equivalent circuit of the DFIG machine can be drawn, as shown in Figure 6b.

The impedance of the DFIG machine, which is based on Figure 5, is given by

$$G_{dfig}(s) = \frac{I_{r\alpha\beta}}{V_{r\alpha\beta}^* - V_{1\alpha\beta}} = \frac{1}{R_r + s(L_{lr} + L_{ls}) + R_s} \quad (23)$$

Based on Figure 5, as seen from the PCC, the rotor part DFIG impedance is given by

$$Z_1(s) = K_1^2 \frac{V_{1\alpha\beta}}{-I_{r\alpha\beta}} = K_1^2 \frac{1 + G_{dfig}(s)G_{\alpha\beta/dq}(s)G_{c1}(s)G_D(s)G_{dq/\alpha\beta}(s)}{G_{dfig}(s)} \quad (24)$$

where $K_1 = V_{PCC}/V_1$.




Figure 6. DFIG machine equivalent circuit (a) Overall; (b) simplified.

Equation (24) contains both α and β components. It can be separated into α and β components, as follows:

$$Z_{1\alpha}(s) = K_1^2 \frac{V_{1\alpha}}{-I_{r\alpha}} = K_1^2 \frac{1 + G_{dfig}(s)G_{c1}(s)G_D(s)}{G_{dfig}(s)} \quad (25a)$$

$$Z_{1\beta}(s) = K_1^2 \frac{V_{1\beta}}{-I_{r\beta}} = K_1^2 \frac{1 + G_{dfig}(s)(1 - V_d^{(2)} H_{PLL}(s))G_{c1}(s)G_D(s)(1 + V_d^{(1)} H_{PLL}(s))}{G_{dfig}(s)} \quad (25b)$$

Likewise, Figure 7 shows the DFIG machine and RSC impedance modeling, the simplified diagram of the grid current controller of the LCL filter, and GSC impedance.




Figure 7. Simplified control diagram of GSC and LCL filter.

Figure 8a shows the equivalent circuit of the LCL filter and GSC. The filter reactance C_f can be ignored due to the high reactance contrary to L_1 and L_2 . Subsequently, the current $I_{f\alpha\beta}$ and $I_{g\alpha\beta}$ are the same, and the simplified equivalent circuit is redrawn, as shown in Figure 8b.

Based on Figure 8b, the $G_{c2}(s)$ and $G_f(s)$ can be expressed as

$$G_{c2}(s) = K_{p2} + \frac{K_{i2}}{s} \quad (26)$$

where K_{p2} and K_{i2} are the GSC current controller proportional and integral parameters, respectively.

$$G_f(s) = \frac{I_{f\alpha\beta}}{V_{f\alpha\beta}^* - V_{2\alpha\beta}} = \frac{1}{s^3 L_1 L_2 C_f + s(L_1 + L_2)} \quad (27)$$

Based on Figure 8, the grid part DFIG impedance, as seen from the PCC, is given by

$$Z_2(s) = K_2^2 \frac{V_{2\alpha\beta}}{-I_{f\alpha\beta}} = K_2^2 \frac{1 + G_f(s)G_{\alpha\beta/dq}(s)G_{c2}(s)G_D(s)G_{dq/\alpha\beta}(s)}{G_f(s)} \quad (28)$$

where $K_2 = V_{PCC}/V_2$.




Figure 8. LCL filter equivalent circuit (a) Overall; (b) simplified.

Likewise (24), (28) contain both α and β components. It can be separated into α and β components, as follows:

$$Z_{2\alpha}(s) = K_2^2 \frac{V_{2\alpha}}{-I_{f\alpha}} = K_2^2 \frac{1 + G_f(s)G_{c2}(s)G_D(s)}{G_f(s)} \quad (29a)$$

$$Z_{2\beta}(s) = K_2^2 \frac{V_{2\beta}}{-I_{f\beta}} = K_2^2 \frac{1 + G_f(s)\left(1 - V_d^{(2)}H_{PLL}(s)\right)G_{c2}(s)G_D(s)\left(1 + V_d^{(1)}H_{PLL}(s)\right)}{G_f(s)} \quad (29b)$$

The overall DFIG impedance can be seen as the parallel combination of rotor part DFIG impedance and grid part DFIG impedance. The overall DFIG system impedance in α and β axis can be expressed as

$$Z_{T\alpha}(s) = \frac{Z_{1\alpha}(s)Z_{2\alpha}(s)}{Z_{1\alpha}(s) + Z_{2\alpha}(s)} \quad (30a)$$

$$Z_{T\beta}(s) = \frac{Z_{1\beta}(s)Z_{2\beta}(s)}{Z_{1\beta}(s) + Z_{2\beta}(s)} \quad (30b)$$

The parallel compensated weak grid impedance is given by

$$Z_{gp} = (sL_{g2} + R_{g2}) \frac{1}{sC_{g2}} / (sL_{g2} + R_{g2}) + \frac{1}{sC_{g2}} \quad (31)$$

where R_{g2} , L_{g2} , and C_{g2} are resistance, inductance, and capacitance of parallel compensated weak grid, respectively. Table 1 gives the parameters of the weak grid.

3.2. Impedance Modeling with Lead/Lag PLL

The impedance model of the DFIG system with Lead/Lag PLL can be deduced in a similar way as with the SRF-PLL. The α and β components of the DFIG system rotor part impedance and grid part impedance with the Lead/Lag PLL can be expressed as

$$Z''_{1\alpha}(s) = K_1^2 \frac{1 + G_{dfig}(s)G_{c1}(s)G_D(s)}{G_{dfig}(s)} \quad (32a)$$

$$Z''_{1\beta}(s) = K_1^2 \frac{1 + G_{dfig}(s)\left(1 - V_d^{(2)}G_{cl}(s)\right)G_{c1}(s)G_D(s)\left(1 + V_d^{(1)}G_{cl}(s)\right)}{G_{dfig}(s)} \quad (32b)$$

$$Z''_{2\alpha}(s) = K_2^2 \frac{1 + G_f(s)G_{c2}(s)G_D(s)}{G_f(s)} \quad (33a)$$

$$Z''_{2\beta}(s) = K_2^2 \frac{1 + G_f(s)\left(1 - V_d^{(2)}G_{cl}(s)\right)G_{c2}(s)G_D(s)\left(1 + V_d^{(1)}G_{cl}(s)\right)}{G_f(s)} \quad (33b)$$

The overall DFIG system impedance while considering Lead/Lag PLL can be expressed as

$$Z_{T\alpha}''(s) = \frac{Z_{1\alpha}''(s)Z_{2\alpha}''(s)}{Z_{1\alpha}''(s) + Z_{2\alpha}''(s)} \quad (34a)$$

$$Z_{T\beta}''(s) = \frac{Z_{1\beta}''(s)Z_{2\beta}''(s)}{Z_{1\beta}''(s) + Z_{2\beta}''(s)} \quad (34b)$$

3.3. Impedance Modeling with Improved PLL

The impedance model of the DFIG system with an improved PLL can be deduced in a similar way to the SRF-PLL. The α and β component of the DFIG system rotor part impedance and grid part impedance with an improved PLL can be expressed as

$$Z_{1\alpha}^m(s) = K_1^2 \frac{1 + G_{dfig}(s)G_{c1}(s)G_D(s)}{G_{dfig}(s)} \quad (35a)$$

$$Z_{1\beta}^m(s) = K_1^2 \frac{1 + G_{dfig}(s)\left(1 - V_d^{(2)}G_{cl}^m(s)\right)G_{c1}(s)G_D(s)\left(1 + V_d^{(1)}G_{cl}^m(s)\right)}{G_{dfig}(s)} \quad (35b)$$

$$Z_{2\alpha}^m(s) = K_2^2 \frac{1 + G_f(s)G_{c2}(s)G_D(s)}{G_f(s)} \quad (36a)$$

$$Z_{2\beta}^m(s) = K_2^2 \frac{1 + G_f(s)\left(1 - V_d^{(2)}G_{cl}^m(s)\right)G_{c2}(s)G_D(s)\left(1 + V_d^{(1)}G_{cl}^m(s)\right)}{G_f(s)} \quad (36b)$$

The overall DFIG system impedance considering improved PLL is given by

$$Z_{T\alpha}^m(s) = \frac{Z_{1\alpha}^m(s)Z_{2\alpha}^m(s)}{Z_{1\alpha}^m(s) + Z_{2\alpha}^m(s)} \quad (37a)$$

$$Z_{T\beta}^m(s) = \frac{Z_{1\beta}^m(s)Z_{2\beta}^m(s)}{Z_{1\beta}^m(s) + Z_{2\beta}^m(s)} \quad (38)$$

4. Simulation Results

4.1. Simulation Results with SRF-PLL

Figure 9 shows the Bode plot of the closed loop transfer function of PLL with the parameters given in Table 1. It can be seen in Figure 9 that the PLL bandwidth with different parameters varies in direct proportion with the proportional and integral gains of PLL, resulting in low, medium, and high bandwidth PLL.




Figure 9. Closed-loop frequency response of SRF-PLL.

The Bode plot of parallel compensated weak grid impedance in (31) with ($C_{g2} = 0.0032$ F and 0.0062 constituting Z_{gp1} and Z_{gp2}), and the DFIG system impedance in (30) is shown in Figure 10.




Figure 10. Bode plot of DFIG impedance and parallel compensated weak grid with low, medium, and high bandwidth SRF-PLL.

It can be seen in Figure 10 that α component of DFIG impedance in pink has the magnitude intersection point with weak grid impedance at point A_1 and A_2 . The corresponding phase difference at point A_1 and A_2 is less than 180° . Accordingly, the resonance at the middle frequency is not likely to occur. The reason is that there is no PLL involved in the α component of DFIG impedance. The β components of DFIG impedance while taking the low bandwidth PLL into consideration have the magnitude intersection points C_1 and C_2 with weak grid impedance. The phase differences at the corresponding points are less than 180° . The resonance at the middle frequencies is not likely to occur due to the low bandwidth of PLL. However, if the medium and high bandwidth PLL is taken into consideration, the β component of DFIG impedance has two magnitude intersection points with weak grid impedance, namely B_1 and B_2 . Additionally, the corresponding phase difference at the point B_1 and B_2 are higher than 180° at frequencies 210 Hz and 290 Hz, respectively. This shows that the high bandwidth of PLL can cause resonance to occur at the middle frequencies, i.e., from 200 Hz to 800

Hz. The aforementioned analysis and simulation results show that PLL parameters have a significant impact on the resonance.

Figure 11 shows the Bode diagram with different SRF-PLL control parameters.




Figure 11. Bode plot of DFIG impedance and parallel compensated weak grid with different PLL parameters.

Choosing the small K_{pPLL} and K_{iPLL} for PLL, the high phase margin can be guaranteed, and the resonance is not likely to occur, as can be seen in Figure 11. However, when the PLL parameters are increased, i.e., the high bandwidth PLL can cause less phase margin, as shown in Figure 11. It is noteworthy that the DFIG system impedance does not rely on PLL impedance. Other parameters, like the digital delay of PWM and the parameters of the current controller, can also affect the impedance modeling of the DFIG system.

4.2. Simulation Results with Lead/Lag PLL

Selecting three different Lead/Lag PLL with the same bandwidth (low, medium, and high) as SRF-PLL and Lead/Lag PLL is shown in Figure 12. Table 1 provides the Lead/Lag PLL parameters.




Figure 12. The closed-loop frequency response of Lead/Lag PLL.

The Bode plot of parallel compensated weak grid impedance in (31) ($C_{g2} = 0.0032$ F and 0.0062 constituting Z_{gp1} and Z_{gp2}), and the DFIG system impedance in (34) for three Lead/Lag PLL with different parameters is shown in Figure 13.




Figure 13. Bode plot of DFIG impedance and parallel compensated weak grid with low, medium, and high bandwidth Lead/Lag PLL.

It can be seen in Figure 13 that α component of DFIG impedance in pink has the magnitude intersection point with weak grid impedance at point C_1 and C_2 . The corresponding phase difference at point C_1 and C_2 is less than 180° . Accordingly, the resonance at the middle frequency is not likely to occur. The reason is that there is no PLL involved in the α component of DFIG impedance. The β component of DFIG impedance taking the low and high bandwidth Lead/Lag PLL into consideration have the magnitude intersection points A , A_1 , and A_2 for grid impedance Z_{gp2} and B , B_1 , and B_2 for grid impedance Z_{gp1} . The phase differences at the corresponding points are less than 180° . The resonance at the middle frequencies is not likely to occur due to the low bandwidth of PLL. However, if the medium and high bandwidth PLL is taken into consideration, then the β component of DFIG impedance might cause resonance at middle frequencies. The aforementioned analysis and simulation results show that Lead/Lag PLL parameters have little impact on the impedance modeling of the DFIG system as compared to SRF-PLL.

Figure 14 depicts the Bode diagram with different Lead/Lag PLL control parameters to give a more clear insight into the resonance. It can be seen in Figure 14 that selecting the low bandwidth Lead/Lag PLL, the high phase margin can be guaranteed, and the resonance is not likely to occur. However, the high bandwidth Lead/Lag PLL can cause less phase margin, as shown in Figure 14. It is noteworthy, that phase margin taking high bandwidth Lead/Lag PLL is high when compared to SRF-PLL with high bandwidth.




Figure 14. Bode plot of DFIG impedance and parallel compensated weak grid with different Lead/Lag PLL parameters.

4.3. Simulation Results with Improved PLL

Figure 15 shows three different improved PLL with the same bandwidth (low, medium, and high) as SRF-PLL, and Lead/Lag PLL, with the parameters being given in Table 1.




Figure 15. The closed-loop frequency response of improved PLL.

Figure 16 depicts the Bode plot of parallel compensated weak grid impedance in (31) ($C_{g2} = 0.0032$ F and 0.0062 F constituting Z_{gp1} and Z_{gp2}), and the DFIG system impedance in (37).




Figure 16. Bode plot of DFIG impedance and parallel compensated weak grid with low, medium, and high bandwidth improved PLL.

Figure 16 shows that the α component of DFIG impedance in pink and the β component with low and high bandwidth improved PLL have approximately the same impedance shape. There exist two magnitude intersection points with weak grid impedance at points A and B. The corresponding phase difference at points A and B is less than 180° . Hence, the resonance at the middle frequency is not likely to occur, even with the high bandwidth improved PLL. The aforementioned analysis and simulation results show that improved PLL parameters have an insignificant impact on the DFIG system impedance modeling when compared to SRF-PLL and Lead/Lag PLL.

The Bode plot of parallel compensated weak grid, and the DFIG system with improved PLL of different control parameters is shown in Figure 17 to give a more clear insight into the resonance. Contrary to SRF-PLL and Lead/Lag PLL, the high phase margin can be guaranteed in the case of improved PLL. Additionally, it can be seen in Figure 17 that the control parameters of improved PLL have a minimal effect on the phase margin. Accordingly, the improved PLL can be used as an alternative to SRF-PLL and Lead/Lag PLL for the DFIG system under the weak grid to guarantee the improved dynamic performance and stability enhancement.




Figure 17. Bode plot of DFIG impedance and parallel compensated weak grid with different improved PLL parameters.

5. Time Domain Simulations

This section validates impedance modeling through time domain simulations.

5.1. Simulation Results with SRF-PLL

Two cases of low and high bandwidth SRF-PLL are validated through time-domain simulations. Figure 18a,b depict the stator voltage, stator and rotor current, active and reactive power, and torque for the DFIG system operated under weak grid employing the low bandwidth PLL ($K_{pPL} = 5$, $K_{iPLL} = 50$) and high bandwidth PLL ($K_{pPLL} = 500$, $K_{iPLL} = 5000$), respectively. With the low bandwidth PLL, the resonance at middle frequency will not exist, as can be seen in Figure 18a. Contrary to Figure 18a, the resonance is likely to exist, as can be seen in Figure 18b. The resonance frequency in the stator and rotor current induce resonance in the active and reactive power and electromagnetic torque.




Figure 18. Simulation results of DFIG system in weak grid with SRF-PLL (a) Low bandwidth; and, (b) High bandwidth.

Figures 19a,b show the FFT analysis of the DFIG stator voltage with low and high bandwidth PLL, respectively. There is no resonance at the middle frequencies, as can be seen in Figure 19a. However, the resonance at 295 Hz and 3955 Hz exists if the high bandwidth SRF-PLL is considered, as reflected in Figure 19b.




Figure 19. FFT analysis of stator voltage (a) Low bandwidth SRF-PLL; and, (b) High bandwidth.

5.2. Simulation Results with Lead/Lag PLL

Likewise, the SRF-PLL, Figure 20a, and Figure 20b depict the stator voltage, stator, and rotor current, active and reactive power, and torque employing the low bandwidth ($K = 13$, $T_1 = 0.0092$, $T_2 = 0.0003$) and high bandwidth ($K = 493$, $T_1 = 0.0012$, $T_2 = 0.0003$) Lead/Lag PLL, respectively. If the low bandwidth Lead/Lag PLL is chosen for the DFIG system, the resonance at middle frequency will not exist, as indicated in Figure 20a. Contrary to Figure 20a, the resonance is likely to exist in the aforementioned quantities, as demonstrated in Figure 20b.

Figure 21a,b portray the FFT analysis of the DFIG stator voltage with low and high bandwidth Lead/Lag PLL, respectively. It can be seen in Figure 21a that there is no resonance at the middle frequencies. However, the resonance at 305 Hz and 405 Hz occurs if the high bandwidth Lead/Lag PLL is considered, as evident in Figure 21b.




Figure 20. Cont.




Figure 20. Simulation results of DFIG system in weak grid with Lead/Lag PLL (a) Low bandwidth; and, (b) High bandwidth.




Figure 21. FFT analysis of stator voltage with Lead/Lag PLL (a) Low bandwidth; and, (b) High bandwidth.

5.3. Simulation Results with Improved PLL

Two cases of low and high bandwidth improved PLL is validated through time domain simulations. Figure 22a, and Figure 22b show the stator voltage, stator and rotor current, active and reactive power, and torque for the DFIG system operated under weak grid employing the low bandwidth ($K_{pPLL} = 50$, $K_{iPLL} = 5$, $K_{dPLL} = 10$) and high bandwidth PLL ($K_{pPLL} = 5000$, $K_{iPLL} = 500$, $K_{dPLL} = 1000$) improved PLL, respectively. It can be seen in Figure 22a if the low bandwidth improved PLL is chosen for the DFIG system, the resonance at middle frequency will not exist. Contrary to the case of SRF-PLL and Lead/Lag PLL with high bandwidth, the resonance will not be likely to exist in stator voltage and current, rotor current, active and reactive power, and electromagnetic torque, as can be seen in Figure 22b.

Figure 23a,b demonstrate the FFT analysis of the DFIG stator voltage with low and high bandwidth improved PLL, respectively. The resonance does not exist at the middle frequencies, as reflected in Figure 23a. Similarly, the resonance at middle frequencies in the stator and rotor current, active and reactive power, and electromagnetic torque will not exist if the high bandwidth improved PLL is considered, as reflected in Figure 23b.




Figure 22. Simulation results of DFIG system in weak grid with improved PLL (a) Low bandwidth, and (b) High bandwidth.




Figure 23. FFT analysis of stator voltage with improved PLL (a) Low bandwidth; and, (b) High bandwidth.

6. Experimental Results

The impact of PLL on the resonance in the DFIG system is validated while using the experimental setup, as shown in Figure 24.




Figure 24. Experimental set up of the proposed DFIG system.

The proportional and integral gain of three types PLL is the same as in Table 1. The experiments are conducted to show the stator voltage and stator current with low and high bandwidth SRF-PLL, Lead/Lag PLL, and an improved PLL. Similar results can be deduced for electromagnetic torque and active and reactive power, but it will not be discussed here in this paper.

Figures 25 and 26 show the stator voltage and stator current of the DFIG system operated under a weak grid employing the low bandwidth PLL ($K_{pPLL} = 5$, $K_{iPLL} = 50$) and high bandwidth PLL ($K_{pPLL} = 500$, $K_{iPLL} = 5000$), respectively. With the low bandwidth PLL, the resonance at middle frequency will not exist in the DFIG stator voltage and stator current, as can be seen in Figure 25a,b. The resonance in the DFIG stator voltage and current is likely to exist, contrary to Figure 25a,b, as can be seen in Figure 26a,b, respectively.




Figure 25. DFIG system in weak grid with low bandwidth SRF-PLL (a) Stator voltage, and (b) Stator current.




Figure 26. DFIG system in weak grid with high bandwidth SRF-PLL (a) Stator voltage, (b) Stator current.

Likewise, Figures 27 and 28 show the stator voltage and stator current of the DFIG system operated under a weak grid employing the low bandwidth ($K = 13$, $T_1 = 0.0092$, $T_2 = 0.0003$) and high bandwidth ($K = 493$, $T_1 = 0.0012$, $T_2 = 0.0003$) Lead/Lag PLL, respectively. If the low bandwidth Lead/Lag PLL is chosen for the DFIG system, the resonance at middle frequency will not exist in the stator voltage and stator current, as can be seen in Figure 27a,b, respectively. The resonance in the DFIG stator voltage and stator current is likely to exist, contrary to Figure 27a,b, as can be seen in Figure 28a,b, respectively.




Figure 27. DFIG system in weak grid with low bandwidth Lead/Lag PLL (a) Stator voltage, and (b) Stator current.




Figure 28. DFIG system in weak grid with high bandwidth Lead/Lag PLL (a) Stator voltage, and (b) Stator current.

Similar to SRF and Lead/Lag PLL, the stator voltage and stator current with low bandwidth ($K_{pPLL} = 50$, $K_{iPLL} = 5$, $K_{dPLL} = 10$) and high bandwidth ($K_{pPLL} = 5000$, $K_{iPLL} = 500$, $K_{dPLL} = 1000$) are shown in Figures 29 and 30b, respectively. It can be seen in Figure 29a,b that the resonance at middle frequency does not exist in the DFIG stator voltage and stator current with low bandwidth improved PLL. Contrary to the case of SRF-PLL and Lead/Lag PLL with high bandwidth, the resonance will not be likely to exist in stator voltage and stator current of the DFIG system, as can be seen in Figure 30a,b, when an improved PLL is taken into consideration.

The aforementioned experimental results validate the time domain simulations for the DFIG system operated in a weak grid with the inclusion of PLL. The experimental results have good agreement with time domain simulations.




Figure 29. DFIG system in weak grid with low bandwidth improved PLL (a) Stator voltage, and (b) Stator current.




Figure 30. DFIG system in weak grid with high bandwidth improved PLL (a) Stator voltage, and (b) Stator current.

7. Conclusions

This paper has studied the impact of PLL on resonance at the middle frequencies in the DFIG system under a weak grid. Firstly, the small signal model of two types of traditional PLL and an improved PLL is established. Secondly, the impedance model of the DFIG system, while considering the impact of the small signal model of PLLs, is established. Subsequently, based on the impedance modeling, the resonance at middle frequencies with different controller parameters and different types of PLL has been investigated. The conclusions could be drawn, as follows:

1. The low bandwidth of any PLL (SRF, Lead/Lag, and improved) has no effect on the resonance at middle frequencies due to an acceptable phase margin.
2. Resonance at middle frequencies exists in the DFIG system with high bandwidth SRF, and Lead/Lag PLL. However, there is no resonance at middle frequencies with the employment of improved PLL, even with the high bandwidth.
3. The performance of the Lead/Lag PLL is superior to the same high bandwidth SRF-PLL due to the higher phase margin of the Lead/Lag PLL.
4. The phase margin with the Lead/Lag PLL is less dependent on the PLL controller parameters as compared to SRF-PLL.
5. The improved PLL controller parameters have an insignificant effect on the impedance modeling, as the phase margin is approximately the same for different bandwidth improved PLL.
6. The α and β component DFIG system impedance with improved PLL has approximately the same impedance shape. Additionally, a high phase margin with improved PLL guaranteed better dynamic performance than the SRF-PLL and Lead/Lag PLL.
7. The experimental results are in good agreement with the time domain simulations.

Author Contributions: J.Z. and Z.D. conceived and designed the study; Z.D. performed the simulations and edited the draft with guidance from J.Z.; Y.S. and M.R. checked the language of the manuscript; H.B. and M.R. provided the technical advice on simulations and formula revisions; J.Z. and H.B. made a significant contribution to the revisions of the manuscript. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by The National Natural Science Foundation of China (51577025) and Deanship of Scientific Research (DSR), King Abdulaziz University, Jeddah, under grant No. (RG-20-135-41).

Acknowledgments: We thank all the journal editors and the reviewers for their valuable feedback and constructive comments that have contributed to improving this manuscript. The authors gratefully acknowledge technical and financial support of DSR and National Natural Science Foundation of China (51577025).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Müller, S.; Deicke, M.; Rik Doncker, D.W. Doubly fed induction generator systems for wind turbines. *Ind. Appl. Mag. IEEE* **2002**, *8*, 26–33. [\[CrossRef\]](#)
2. Cai, L.J.; Erlich, I. Doubly Fed Induction Generator Controller Design for the Stable Operation in Weak Grids. *IEEE Trans. Sustain. Energy* **2015**, *6*, 1078–1084. [\[CrossRef\]](#)
3. Grunau, S.; Fuchs, F.W. Effect of wind-energy power injection into weak grids. In Proceedings of the 2012 European Wind Energy Conference and Exhibition (EWE), Copenhagen, Denmark, 16–19 April 2012; pp. 1150–1156.
4. Blaabjerg, F.; Ma, K. Future on power electronics for wind turbine systems. *IEEE J. Emerg. Sel. Top. Power Electron.* **2013**, *1*, 139–152. [\[CrossRef\]](#)
5. Vieto Sun, J. Sequence Impedance Modeling and Analysis of Type-III Wind Turbines. *IEEE Trans. Energy Convers.* **2018**, *33*, 537–545. [\[CrossRef\]](#)
6. Chen, W.; Xie, X.; Wang, D.; Liu, H.; Liu, H. Probabilistic stability analysis of subsynchronous resonance for series-compensated DFIG-based wind farms. *IEEE Trans. Sustain. Energy* **2018**, *9*, 400–409. [\[CrossRef\]](#)
7. Miao, Z. Impedance-model-based SSR analysis for type 3 wind generator and series-compensated network. *IEEE Trans. Energy Convers.* **2012**, *27*, 984–991. [\[CrossRef\]](#)
8. Zhang, X.; Zhang, Y.; Fang, R.; Xu, D. Impedance Modeling and SSR Analysis of DFIG Using Complex Vector Theory. *IEEE Access* **2019**, *7*, 155860–155870. [\[CrossRef\]](#)
9. Huang, P.; Shawky, M.; Moursi, E.; Xiao, W.; Member, S.; Kirtley, J.L. Subsynchronous Resonance Mitigation for Series-Compensated DFIG-Based Wind Farm by Using Two-Degree-of-Freedom Control Strategy. *IEEE Trans. Power Syst.* **2015**, *30*, 1442–1454. [\[CrossRef\]](#)
10. Du, W.; Ren, B.; Wang, H.; Wang, Y. Comparison of Methods to Examine Sub-Synchronous Oscillations Caused by Grid-Connected Wind Turbine Generators. *IEEE Trans. Power Syst.* **2019**, *34*, 4931–4943. [\[CrossRef\]](#)

11. Xie, X.; Zhang, X.; Liu, H.; Liu, H.; Li, Y.; Zhang, C. Characteristic Analysis of Subsynchronous Resonance in Practical Wind Farms Connected to Series-Compensated Transmissions. *IEEE Trans. Energy Convers.* **2017**, *32*, 1117–1126. [\[CrossRef\]](#)
12. Din, Z.; Zhang, J.; Zhang, Y.; Xu, Z.; Zhao, J.; Song, Y. Active damping of resonances in DFIG system with cascade converter under weak grid. *Int. Trans. Electr. Energy Syst.* **2019**, *29*, e12118. [\[CrossRef\]](#)
13. Song, Y.; Wang, X.; Blaabjerg, F. Impedance-Based High-Frequency Resonance Analysis of DFIG System in Weak Grids. *IEEE Trans. Power Electron.* **2017**, *32*, 3536–3548. [\[CrossRef\]](#)
14. Song, Y.; Blaabjerg, F. High-Frequency Resonance Damping of DFIG-Based Wind Power System Under Weak Network. *IEEE Trans. Power Electron.* **2017**, *32*, 4370–4394. [\[CrossRef\]](#)
15. Song, Y.; Blaabjerg, F.; Wang, X. Analysis and Active Damping of Multiple High Frequency Resonances in DFIG System. *IEEE Trans. Energy Convers.* **2017**, *32*, 369–381. [\[CrossRef\]](#)
16. Din, Z.; Zhang, J.; Xu, Z.; Zhang, Y. Phase Angle Compensation of Virtual Impedance for Resonance Mitigation in DFIG System under Weak Grid. In Proceedings of the 8th IET International Conference on Renewable Power Generation (RPG 2019), Shanghai, China, 24–25 October 2019; pp. 1–8.
17. Nian, H.; Cheng, P.; Zhu, Z.Q. Independent operation of DFIG-based WECS using resonant feedback compensators under unbalanced grid voltage conditions. *IEEE Trans. Power Electron.* **2015**, *30*, 3650–3661. [\[CrossRef\]](#)
18. Jiang, Y.; Li, Y.; Tian, Y.; Wang, L. Phase-locked loop research of grid-connected inverter based on impedance analysis. *Energies* **2018**, *11*, 3077. [\[CrossRef\]](#)
19. Qian, Q.; Xie, S.; Xu, J.; Xu, K.; Bian, S.; Zhong, N. Output Impedance Modeling of Single-Phase Grid-Tied Inverters with Capturing the Frequency-Coupling Effect of PLL. *IEEE Trans. Power Electron.* **2019**, *35*, 5479–5495. [\[CrossRef\]](#)
20. Zhu, D.; Zhou, S.; Zou, X.; Kang, Y. Improved Design of PLL Controller for $\$LCL\$$ -Type Grid-Connected Converter in Weak Grid. *IEEE Trans. Power Electron.* **2019**, *35*, 4715–4727. [\[CrossRef\]](#)
21. Wang, X.; Harnefors, L.; Blaabjerg, F. Unified Impedance Model of Grid-Connected Voltage-Source Converters. *IEEE Trans. Power Electron.* **2018**, *33*, 1775–1787. [\[CrossRef\]](#)
22. Wen, B.; Boroyevich, D.; Burgos, R.; Mattavelli, P.; Shen, Z. Analysis of D-Q Small-Signal Impedance of Grid-Tied Inverters. *IEEE Trans. Power Electron.* **2016**, *31*, 675–687. [\[CrossRef\]](#)
23. Wen, B.; Boroyevich, D.; Burgos, R.; Mattavelli, P.; Shen, Z. Small-Signal Stability Analysis of Three-Phase AC Systems in the Presence of Constant Power Loads Based on Measured d-q Frame Impedances. *IEEE Trans. Power Electron.* **2015**, *30*, 5952–5963. [\[CrossRef\]](#)
24. Wang, Y.; Chen, X.; Wang, Y.; Gong, C. Analysis of frequency characteristics of phase-locked loops and effects on stability of three-phase grid-connected inverter. *Int. J. Electr. Power Energy Syst.* **2019**, *113*, 652–663. [\[CrossRef\]](#)
25. Yang, D.; Wang, X.; Liu, F.; Xin, K.; Liu, Y.; Blaabjerg, F. Symmetrical PLL for SISO impedance modeling and enhanced stability in weak grids. *IEEE Trans. Power Electron.* **2020**, *35*, 1473–1483. [\[CrossRef\]](#)
26. Chou, S.-F.; Wang, X.; Blaabjerg, F. Two-Port Network Modeling and Stability Analysis of Grid-Connected Current-Controlled VSCs. *IEEE Trans. Power Electron.* **2019**, *35*, 3519–3529. [\[CrossRef\]](#)
27. Li, Y.; Fan, L.; Miao, Z. Wind in Weak Grids: Low-Frequency Oscillations, Subsynchronous Oscillations, and Torsional Interactions. *IEEE Trans. Power Syst.* **2019**, *35*, 109–118. [\[CrossRef\]](#)
28. Vieto Sun, J. Small-signal impedance modelling of type-III wind turbine. In Proceedings of the 2015 IEEE Power & Energy Society General Meeting, Denver, CO, USA, 26–30 July 2015; pp. 1–5.
29. Song, Y.; Blaabjerg, F. Analysis of Middle Frequency Resonance in DFIG System Considering Phase-Locked Loop. *IEEE Trans. Power Electron.* **2018**, *33*, 343–356. [\[CrossRef\]](#)
30. Zhan, C.; Fitzer, C.; Ramachandramurthy, V.K.; Arulampalam, A.; Barnes, M.; Jenkins, N. Software phase-locked loop applied to dynamic voltage restorer (DVR). In Proceedings of the 2001 IEEE Power Engineering Society Winter Meeting, Conference Proceedings (Cat. No.01CH37194), Columbus, OH, USA, 28 January–1 February 2001; pp. 1033–1038.

