

Aalborg Universitet

Design and Implementation of 31-Level Asymmetrical Inverter With Reduced Components

Prasad, Devalraju; Chittathuru, Dhanamjayulu; Sanjeevikumar, Padmanaban; Holm-Nielsen, Jens Bo; Blaabjerg, Frede; Khasim, Shaik Reddi

Published in: **IEEE Access**

DOI (link to publication from Publisher): 10.1109/ACCESS.2021.3055368

Creative Commons License CC BY 4.0

Publication date: 2021

Document Version Publisher's PDF, also known as Version of record

Link to publication from Aalborg University

Citation for published version (APA):

Prasad, D., Chittathuru, D., Sanjeevikumar, P., Holm-Nielsen, J. B., Blaabjerg, F., & Khasim, S. R. (2021). Design and Implementation of 31-Level Asymmetrical Inverter With Reduced Components. *IEEE Access*, *9*, 22788-22803. Article 9337851. https://doi.org/10.1109/ACCESS.2021.3055368

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
 You may not further distribute the material or use it for any profit-making activity or commercial gain
 You may freely distribute the URL identifying the publication in the public portal -

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Downloaded from vbn.aau.dk on: December 06, 2025



Received January 17, 2021, accepted January 26, 2021, date of publication January 28, 2021, date of current version February 9, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3055368

Design and Implementation of 31-Level Asymmetrical Inverter With Reduced Components

DEVALRAJU PRASAD^{®1}, (Graduate Student Member, IEEE), C. DHANAMJAYULU^{®1,2}, (Member, IEEE), SANJEEVIKUMAR PADMANABAN^{®2}, (Senior Member, IEEE), JENS BO HOLM-NIELSEN^{®2}, (Senior Member, IEEE), FREDE BLAABJERG^{®3}, (Fellow, IEEE), AND SHAIK REDDI KHASIM^{®1}, (Graduate Student Member, IEEE)

School of Electrical Engineering, Vellore Institute of Technology (VIT) University, Vellore 632014, India

Corresponding authors: C. Dhanamjayulu (dhanamjayulu.c@vit.ac.in) and Sanjeevikumar Padmanaban (san@et.aau.dk)

This was supported in part by the Danida Mobility Grant, responsible for the Ministry of Foreign Affairs of Denmark (MFA), Act 7 on Denmark's International Development Cooperation, under Project 19-MG06AAU, in part by the School of Electrical Engineering, VIT University, Vellore, India, and in part by the Department of Energy Technology, Aalborg University, Esbjerg, Denmark.

ABSTRACT This paper presents a novel topology for the single-phase 31-level asymmetrical multilevel inverter accomplished with reduced components count. The proposed topology generates maximum 31-level output voltage with asymmetric DC sources with an H-bridge. The fundamental 13-level multilevel inverter (MLI) topology is realized, and further, the topology is developed for 31-level can be used for renewable energy applications. This reduces the overall components count, cost and size of the system. Rather than the many advantages of MLIs, reliability issues play a significant role due to higher components count to reduce THD. This is a vital challenge for the researchers to increase the reliability with less THD. Several parameters are analyzed for both fundamental 13-level and developed 31-level MLIs such as total standing voltage (TSV), cost function (CF) and power loss. The inverter is tested experimentally with various combinational loads and under dynamic load variations with sudden load disturbances. Total standing voltage with the cost function for the proposed MLI is compared with various topologies published recently and is cost-effective. A detailed comparison of several parameters with graphical representation is made. Less TSV and components requirement is observed for the proposed MLI. The obtained total harmonic distortion (THD) is under IEEE standards. The topology is simulated in MATLAB/Simulink and verified experimentally with a hardware prototype under various conditions.

INDEX TERMS Multilevel inverter, TSV calculation, cost function (CF), total harmonic distortion (THD).

I. INTRODUCTION

In the recent past, multilevel inverters gain attention due to their high power operation capability and several benefits like lower harmonics, high power quality, and lower switching losses with improved electromagnetic interference [1], [2]. These MLIs provide a stepped voltage waveform at its output using various DC sources with a power electronic circuitry comprising different power semiconductor switches [3]. Further, the waveform quality can be improved by the expanding

The associate editor coordinating the review of this manuscript and approving it for publication was Ramazan Bayindir.

of the level. However, the reliability and efficiency performance of MLI is a challenging task due to the more components in the circuit results in high cost [4].

In general, there exist three structures of MLIs, such as diode clamped or neutral point clamped (NPC), flying capacitor (FC) and cascaded H-bridge (CHB) [5]. The CHB inverter comprises several single-phase H-bridge topologies and classified into symmetric and asymmetric type based on the DC voltage magnitudes [6]. In the symmetric variety of MLIs, all DC voltage sources' magnitude is equal, whereas in case of an asymmetrical type, the magnitudes are not equal. In the conventional CHB type inverter, each unit comprises three

²Center for Bioenergy and Green Engineering, Department of Energy Technology, Aalborg University, 6700 Esbjerg, Denmark

³Center of Reliable Power Electronics (CORPE), Department of Energy Technology, Aalborg University, 6700 Aalborg, Denmark



output levels, such as positive, negative, and zero voltage levels. The evaluation of CHB type inverter's output is simple as the sum of the output voltages at each unit [7], [8]. CHB type inverters are used in high and medium voltage level, whereas in the case of FC and NPC type inverters, voltage balancing is a complex task in high voltage level [9].

In the recent past, several topologies are proposed for cascaded multilevel inverters among various control techniques [4], [10]-[13]. Multiple topologies of symmetric cascaded multilevel inverters are presented in [3], [14]-[20]. These topologies' significant benefits are low DC voltage sources, which play a major role in determining an inverter's cost. In contrast to this, several topologies used more bidirectional switches where the large number of IGBTs are needed, which is the main drawback of these topologies. In [21], the topology presented is an asymmetric type inverter where the number of bidirectional power switches results in more IGBTs, which increases the cost of the inverter. A novel topology with a reduced number of switches presented with various algorithms in [18] but many voltage sources exist, which is a drawback of this topology. The optimal utilization of semiconductor devices reduces these complexities. The reduced switch count can be achieved by using unequal dc voltage magnitude of sources [3]. Several units are designed with an increased voltage level with reduced power switches are presented in [22], [23]. The output of these units is a DC step and is converted to AC step using a full-bridge converter. Hence the applications are limited to the high voltages as the full-bridge converter blocks the higher voltages. Many novel topologies are presented to reduce the components count for both single-phase and three-phase system. The three-phase system with three single phases is presented in [24].

Some topologies presented the subunit MLIs: fewer switches and DC sources produce the multilevel output [25]. Bidirectional switches connected in antiparallel are used in the topologies which conducts current in both directions with reduced switches are presented in [26]-[29]. The sub-units are cascaded to decrease the blocking voltage at the switches which resemble a modular structure. In these topologies, the switch count increases with the increase of output level, which is a drawback. Hence there is a demand for novel MLI structures to get several levels with fewer components and blocking voltage. This, in turn, reduces the cost of the inverter. A packed H-bridge MLI topology is proposed in the recent past, which comprises the basic units connected on both sides of the full-bridge [30], [31]. In contrast to this, the topologies are designed with the absence of H-bridge and aimed to decrease the voltage stress on the circuit's switches. Many of these topologies require several components.

The analysis of cascaded MLI topologies with the combination of symmetric and asymmetric configurations is presented in [32], [33]. A novel MLI type with symmetric structure having less switch count as shown in [34], [35]. There exists a possibility to expand this type to more level. A novel topology with a control scheme tested for resistive

and even in motor loads uses a genetic algorithm proposed in [35], where a stable voltage is maintained at the output under various load disturbances. The characteristics of the cascaded MLI are improved in [36]. The topology presented in [36], [37], the output level of the MLI are doubled for the same components of the circuit. A transistor clamped H-bridge MLI topology is presented in [38] provides several output levels, where the higher voltage and power ratings are achieved without expanding the components' rating. However, this type has the benefits of less switching losses with under high switching frequencies with high efficiency [39]–[44] controlled by a carrier-based PWM technique. The analysis of MLI topologies with an open extreme wind configuration is done in [45].

In general, high power loss occurs in high power applications for high switching frequency [6], [45]–[47]. Several such topologies use more component count, which causes the bulky circuit with high control complexity and produces higher THD with less efficiency. These issues are conquered in the topologies presented in [48], [49]. An asymmetrical MLI topology is shown in [50] in which the DC links are consecutively connected with opposite polarities using semiconductor switches. A 13-level asymmetric MLI topology is presented in [51] uses ten switches and four DC sources in each module. Several MLI configurations are presented based on the fundamental switch ladder and stacked back-to-back MLI in [52], [53].

In this paper, a novel 31-level MLI topology is developed from a 13- level MLI topology. However, both 13-level and 31-level MLIs are realized, and their respective outcomes are beneficial compared with several existing topologies. The proposed topology's main benefit is the output level is increased with reduced components count such as power switches, gate driver circuits, and DC sources. The total standing voltage (TSV) represents the maximum blocking voltage across the switches is calculated. Further, a cost function is realized concerning the TSV. Power loss and efficiency calculations are made, and the individual results are compared with the various existing topologies. The proposed MLI topology is found to be cost-effective with less TSV and high efficiency. THD value obtained is less and is under IEEE standards. The proposed topology is well-suited for the high and medium power applications such as FACTS, UPS, active filters and renewable energy sources. The developed 31-level MLI is tested for various loads such as resistive, motor and the combination of resistive and motor loads. The testing is done even under sudden and dynamic load variations.

The paper's organization is as follows: proposed 13-level and 31-level reduced switch H-bridge MLIs are realized in section-II; the simulation and experimental results are represented in section-III. Section IV explains the calculations such as power loss, efficiency, TSV, cost function and several comparisons with the various topologies. Finally, the conclusion followed by future work is presented in section V.






FIGURE 1. Structure of the asymmetrical 13-level MLI topolog.

II. PROPOSED REDUCED SWITCH H-BRIDGE MLI

A. 13 LEVEL MLI TOPOLOGY

Thirteen level MLI topology comprises ten unidirectional switches S_1 to S_{10} and three asymmetric DC sources V_1 , V_2 , and V_3 . A module of switches S_2 , S_3 , S_5 , and S_6 forms the H Bridge and the load is connected between V_a and V_b points is shown in Fig. 1. The desired 13 level output voltage is obtained by 1:2:3 ratio of an asymmetrical configuration of three DC sources hence the magnitude of three DC sources are $V_{dc} = V_1 = 66.6V$, $V_2 = 133.3V$, and $V_3 = 200V$ respectively.

The 13-level MLI operation can be easily understood from the pulses generated by switch's corresponding operation. In proposed MLI staircase modulation scheme is used for switching pulses and the state of switches can be activated with '↑' and the switch is turn ON; otherwise the switch resembles to turn OFF. Table 1 represent the modes of operation of 13-level MLI and the path of load current Io and conducting devices and Table 2 represent the corresponding switching table of 13-level MLI. Fig. 2 depicts the expected output voltage waveform of the proposed 13-level MLI. The various modes of the proposed 13-level MLI are represented in Fig. 3.

Let 'p' is the number of basic units

Total switch count
$$N_{SW}$$
 is evaluated as : $N_{sw} = 10p$ (1)

Total DC source count N_{DCS} is evaluated as : $N_{DCS} = 3p$ (2)

The number of levels
$$N_{LEL}$$
 is evaluated as : $N_{LEL} = 2(7^p)$ -1 .

The proposed MLI comprises only one unit; therefore, p = 1, total switch count N_{SW} is 10, total DC source count N_{DCS} is 3, and the total number of levels is N_{LEL} is 13.

In mode I: switches S_1 , S_3 , S_5 , S_8 , and S_9 are in conduction stage, hence the path of load current I_0 through V_1 - S_8 - S_1 - V_2 - S_5 -L- S_3 - S_9 - V_3 - V_1 , all three sources V_1 , V_2 , and V_3 supplies the circuit produce $+6V_{dc}$ output level. In mode II: switches S_1 , S_3 , S_5 , S_7 , and S_9 are in conduction stage, hence the path




FIGURE 2. The expected output voltage waveform of 13-level MLI.

TABLE 1. Operating modes of 13-level inverter.

Modes	Load Current Path	Active	V_{θ}
		sources	(volt)
M_1	V_1 - S_8 - S_1 - V_2 - S_5 - L - S_3 - S_9 - V_3 - V_1	$V_1 + V_2 + V_3$	400
M_2	V ₂ -S ₅ -L-S ₃ -S ₉ -V ₃ -S ₇ -S ₁ -V ₂	V ₂ +V ₃	333.3
М3	V ₁ -S ₈ -S ₁ -S ₆ -L-S ₃ -S ₉ -V ₃ -V ₁	V_1+V_3	266.6
M_4	V ₃ -S ₇ -S ₁ -S ₆ -L-S ₃ -S ₉ -V ₃	V_3	200
<i>M</i> ₅	V_2 - S_5 - L - S_2 - S_1 - V_2	V_2	133.3
M_6	V ₁ -S ₈ -S ₁ -S ₆ -L-S ₃ -S ₁₀ -V ₁	V_1	66.6
M ₇	L-S ₂ -S ₁ -S ₆ -L	-	0
M_8	V ₁ -S ₈ -S ₂ -L-S ₅ -S ₄ -S ₁₀ -V ₁	-V ₁	-66.6
<i>M</i> ₉	V ₂ -S ₄ -S ₃ -L-S ₆ -V ₂	-V ₂	-133.3
M_{10}	V ₃ -S ₇ -S ₂ -L-S ₅ -S ₄ -S ₉ -V ₃	-V ₃	-200
M_{11}	V ₁ -S ₈ -S ₂ -L-S ₅ -S ₄ -S ₉ -V ₃ -V ₁	$-(V_1+V_3)$	-266.6
M_{12}	V ₂ -S ₄ -S ₉ -V ₃ -S ₇ -S ₂ -L-S ₆ -V ₂	-(V ₂ +V ₃)	-333.3
M ₁₃	V ₃ -V ₁ -S ₈ -S ₂ -L-S ₆ -V ₂ -S ₄ -S ₉ -V ₃	$-(V_1+V_2+V_3)$	-400

of load current I_o through V_2 - S_5 -L- S_3 - S_9 - V_3 - S_7 - S_1 - V_2 and the sources V_2 , and V_3 supplies the circuit produce $+5V_{dc}$ output level. In mode III: switches S_1 , S_3 , S_6 , S_8 , and S_9 are in conduction stage, hence the path of load current I_o through V_1 - S_8 - S_1 - S_6 -L- S_3 - S_9 - V_3 - V_1 and the sources V_1 , and V_3 supplies the circuit produce $+4V_{dc}$ output level. In mode IV: switches S_1 , S_3 , S_6 , S_7 , and S_9 are in conduction stage, hence the path of load current I_o through V_3 - S_7 - S_1 - S_6 -L- S_3 - S_9 - V_3 and the source V_3 supplies the circuit produce $+3V_{dc}$ output level. In mode V: switches S_1 , S_2 , and S_5 , are in conduction stage, hence the path of load current I_o through V_2 - S_5 -L- S_2 - S_1 - V_2 and the source V_2 supplies the circuit produce $+2V_{dc}$ output level. In mode VI: switches S_1 , S_3 , S_6 , S_8 , and S_{10} are in conduction stage, hence the path of load current I_o through






FIGURE 3. Operating modes of thirteen levels MLI topology.

 V_1 -S₈-S₁-S₆-L-S₃-S₁₀-V₁ and the source V_1 supplies the circuit produce $+1V_{dc}$ output level. In mode VII: switches S_1 , S_2 , and S_3 are in conduction stage; hence the path of load current I_0 through L-S₂-S₁-S₆-L and no sources are connected to the circuit produce $+0V_{dc}$ output level. In mode VIII: switches S_2 , S_4 , S_5 , S_8 , and S_{10} are in conduction stage, hence the path of load current I_0 through V_1 -S₈-S₂-L-S₅-S₄-S₁₀-V₁ and the source V_1 supplies the circuit produce $-1V_{dc}$ output level. In mode IX: switches S_2 , S_3 , and S_6

are in conduction stage, hence the path of load current I_o through $V_2\hbox{-}S_4\hbox{-}S_3\hbox{-}L\hbox{-}S_6\hbox{-}V_2$ and the source V_2 supplies the circuit produce $-2V_{dc}$ output level. In mode X: switches $S_2,$ $S_4,$ $S_5,$ $S_7,$ and S_9 are in conduction stage, hence the path of load current I_o through $V_3\hbox{-}S_7\hbox{-}S_2\hbox{-}L\hbox{-}S_5\hbox{-}S_4\hbox{-}S_9\hbox{-}V_3,$ and the source V_3 supplies the circuit produce $-3V_{dc}$ output level. In mode XI: switches $S_2,$ $S_4,$ $S_5,$ $S_8,$ and S_9 are in conduction stage, hence the path of load current I_o through $V_1\hbox{-}S_8\hbox{-}S_2\hbox{-}L\hbox{-}S_5\hbox{-}S_4\hbox{-}S_9\hbox{-}V_3\hbox{-}V_1$ and the sources $V_1,$ and V_3 supplies the




FIGURE 4. Proposed asymmetrical 31-level MLI topology.

circuit produce $-4V_{dc}$ output level. In mode XII: switches S_2 , S_4 , S_6 , S_7 , and S_9 are in conduction stage, hence the path of load current I_0 through V_2 - S_4 - S_9 - V_3 - S_7 - S_2 -L- S_6 - V_2 and the sources V_2 , and V_3 supplies the circuit produce $-5V_{dc}$ output level. In mode XIII: switches S_2 , S_4 , S_6 , S_8 , and S_9 are in ON state, hence the path of load current I_0 through V_3 - V_1 - S_8 - S_2 -L- S_6 - V_2 - S_4 - S_9 - V_3 and the sources V_1 , V_2 , and V_3 supplies the circuit produce $-6V_{dc}$ output level.

13-level MLI is perfectly adapted for improving power quality issues like THD, a smaller number of switches, minimized dv/dt stress these qualities further improved by increasing the number of level with fever switch count, this can be achieved by using proposed 31-level MLI with reduced switch count.

B. PROPOSED 31-LEVEL MLI TOPOLOGY

The proposed 31-level MLI extends thirteen level inverter topology it can be achieved by adding one additional DC source and four extra switches. The proposed 31-level MLI comprises fourteen unidirectional switches S_1 to S_{14} and four DC voltage sources V_1 , V_2 , V_3 , and V_4 shown in Fig.4. The voltage magnitude of all four sources is chosen with different values; hence, the proposed topology configuration is asymmetrical. For 31-level the value of DC sources are selected as 1:2:4:8 ratio, the input voltages of the circuit are $V_{dc} = V_1 = 26.6V$, $V_2 = 53.3V$, $V_3 = 106.6V$, and $V_4 = 213.3V$ respectively.

Let 'p' is the number of necessary units

Total switch count N_{SW} is evaluated as $N_{SW} = 14p$ (4) Total DC source count N_{DCS} is evaluated as $N_{DCS} = 3p$ (5) The number of levels N_{LEL} is evaluated as : $N_{LEL} = 2(16^p)$ -1.

(6)

The proposed MLI comprises only one unit therefore p=1, total switch count N_{SW} is 14, total DC source count N_{DCS} is 4, and the total number of levels is N_{LEL} is 31. The 31-level MLI operation can be easily understood from the switching pulses generated by the switch's corresponding operation. In proposed MLI staircase modulation technique is used for switching pulses and the state of switches can be activated with ' \uparrow ' and the switch is turn ON; otherwise the switch resembles to turn OFF. Table 3 represents the corresponding switching table of 31-level MLI, and Table 4 represents the

modes of operation of 31-level MLI and the path of load current I_o and conducting devices. A positive peak voltage level switches S_1 , S_3 , S_5 , S_8 , S_9 , and S_{13} are in conduction stage, hence the path of load current I_o through V_1 - S_8 - S_1 - S_1 - V_2 - V_4 - S_1 3- S_5 -L- S_3 - S_9 - V_3 - V_1 , all four sources V_1 , V_2 , V_3 , and V_4 supplies the circuit produce $+15V_{dc}$ output level.

Similarly, the remaining positive level is achieved by controlling the switches and DC sources. We get zero voltage level at switches S_1 , S_2 , and S_6 are in conduction stage, hence the path of load current I_0 through L-S₂-S₁-S₆-L, no voltage sources supplies the circuit. The negative peak voltage level is occurring at switches S_2 , S_4 , S_6 , S_8 , S_9 , S_{13} , and S_{14} are in conduction stage; hence the path of load current I_0 through V_1 -S₈-S₂-L-S₆-S₁₄- V_2 - V_4 -S₁₃-S₄-S₉- V_3 - V_1 , all four sources V_1 , V_2 , V_3 , and V_4 supplies the circuit produce $-15V_{dc}$ output level, likewise remaining negative level are achieved by controlling the switches and DC sources. Some modes of operation of the proposed 31-level MLI is shown in Fig. 5.

III. RESULTS AND DISCUSSIONS

A. SIMULATION AND EXPERIMENTAL RESULTS OF 13-LEVEL MLI

Presented 13-level MLI topology is simulated in MAT-LAB/Simulink, switching pulses are generated at 2 kHz switching frequency compared with 50Hz reference frequency, the topology is tested for 100Ω resistive load, maximum peak voltage 400V is attained by giving input DC sources $V_{\rm dc}=V_1=66.6V,\,V_2=133.3V,\,{\rm and}\,V_3=200V$ respectively. Fig. 6(a) and Fig. 6(b) represents the Simulation results of outputs such as Voltage and Current waveforms output Voltage, of presented 13-level MLI, respectively. From Fig. 6(a) and Fig. 6(b) the maximum voltage is 400V and the load current is 4A, the output is refined with THD of 5.65% shown in Fig. 7.

The presented asymmetrical configuration of 13-level MLI topology is validated experimentally by accomplishing a laboratory setup shown in Fig. 8. The inverter prototype setup assembled using ten CM75DU-12H IGBT's which are provoked by MCT2E optocouplers, three unequal DC supplies with voltage magnitude of $V_1 = 66.6$ V, $V_2 = 133.3$ V, and $V_3 = 200$ V, 100Ω R-load, 98mH L-load, and switching pulse are get from dSPACE RTI1104. The waveforms are observed in digital storage oscilloscope (DSO), experimental prototype results with R-Load under steady-state output voltage $V_0 = 400$ V equal to 282.84 V_{rms}, load current $I_0 = 4$ A equal to 2.82A I_{rms} are represented in Fig. 9(a) & (b) respectively. Total voltage harmonic spectrum 5.77% is measured with power analyzer, the voltage THD spectrum is illustrated in Fig. 10.

B. SIMULATION AND EXPERIMENTAL RESULTS OF 31-LEVEL MLI

The developed 31-level MLI topology is simulated in MAT-LAB/Simulink, switching pulses are generated at 2 kHz



TABLE 2. Switching table of 13-levels inverter.

Switching				D	V_{θ}									
Levels	S_I	S_2	S_3	S_4	S_5	S_6	S_7	S_8	S_9	S_{10}	V_{I}	V_2	V_3	(volts)
L_I	\rightarrow		↓		1			\rightarrow	←		√	V	V	+6V _{dc}
L_2	\rightarrow		↓		1		1		←			√	√	+5V _{dc}
L_3	\rightarrow		↓			↓		\rightarrow	←		√		√	+4V _{dc}
L_4	\rightarrow		↓			↓	1		←				√	+3V _{dc}
L_5	\rightarrow	1			1							V		+2V _{dc}
L_6	\rightarrow		↓			↓		\rightarrow		1	√			+1V _{dc}
<i>L</i> ₇	\rightarrow	1				↓								$0V_{ m dc}$
L_8		↓		←	↓			\rightarrow		1	√			-1V _{dc}
L_{9}			1	←		1						V		-2V _{dc}
L_{10}		\downarrow		←	↓		1		←				√	-3V _{dc}
L_{II}		\downarrow		←	↓			\rightarrow	←		V		√	-4V _{de}
L_{12}		\downarrow		←		1	1		←			V	√	-5V _{dc}
<i>L</i> ₁₃		↓		←		1		\rightarrow	←		√	√	√	-6V _{dc}

^{&#}x27;\'' indicates the direction of the conducting switch

TABLE 3. Switching table of 31-levels inverter.

Switching					D	irectio	n of c	onduct	ting Sv	vitches						Sou	rces		V_0
Levels	S_1	S_2	S_3	S ₄	S_5	S_6	S_7	S_8	S ₉	S_{10}	S_{11}	S_{12}	S_{13}	S ₁₄	V_1	V_2	V_3	V_4	-
$\overline{L_1}$	\rightarrow		↓		1			\rightarrow	←				←	\rightarrow	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	+15V _{dc}
L_2	\rightarrow		\downarrow		1		1		←				←	\rightarrow		√	√	√	+14V _{dc}
L_3	\rightarrow		\downarrow		1			\rightarrow	←		\downarrow		←		√		√	√	+13V _{dc}
L_4	\rightarrow		\downarrow		1		1		←		1		←				√	√	+12V _{dc}
L_5	\rightarrow		↓		1			\rightarrow		↑			←	\rightarrow	√			√	+11V _{dc}
L ₆	\rightarrow	1			1								←	\rightarrow		$\sqrt{}$		V	+10V _{dc}
L_7	\rightarrow		\downarrow		1			\rightarrow		\downarrow	\downarrow		←		\vee				$+9V_{dc}$
L_8	\rightarrow	1			↑						↓		←					$\sqrt{}$	$+8V_{dc}$
L_9	\rightarrow		\downarrow		↑			\rightarrow	+			\downarrow		\rightarrow		\checkmark			$+7V_{dc}$
L_{10}	\rightarrow		\downarrow		↑		↑					\downarrow		\rightarrow		$\sqrt{}$			+6V _{dc}
L_{11}	\rightarrow		\downarrow			\downarrow		\rightarrow											+5V _{dc}
L_{12}	\rightarrow		\downarrow			\downarrow	↑												$+4V_{dc}$
L_{13}	\rightarrow		\downarrow		↑			\rightarrow		↑		\downarrow		\rightarrow		$\sqrt{}$			$+3V_{dc}$
L_{14}	\rightarrow	1			1							\downarrow		\rightarrow		\checkmark			$+2V_{dc}$
L_{15}	\rightarrow		\downarrow			\downarrow		\rightarrow		1					√				$+1V_{dc}$
L_{16}	\rightarrow	1				\downarrow													$0V_{dc}$
$_{}L_{17}$		\downarrow		←	\downarrow			\rightarrow		1					√				$-1V_{dc}$
L ₁₈			1	←		1						\downarrow		\rightarrow		√			-2V _{dc}
L ₁₉		\downarrow		←		1		\rightarrow		1		\downarrow		\rightarrow	√	√			-3V _{dc}
L ₂₀		\downarrow		←	\downarrow		1		←								√		-4V _{dc}
L_{21}		\downarrow		←	\downarrow			\rightarrow	←						√		√		-5V _{dc}
L ₂₂		\downarrow		←		1	1		←			\downarrow		\rightarrow		V	√		-6V _{dc}
L_{23}		\downarrow		←		↑		\rightarrow	←			\downarrow		\rightarrow					$-7V_{dc}$
L_{24}			1	←		1					\downarrow		←					√	-8V _{dc}
L ₂₅		↓		←		1		\rightarrow		1	\downarrow		←		√			√	-9V _{dc}
L ₂₆			1	←		1							←	\rightarrow		√		√	$-10V_{dc}$
L_{27}		\downarrow		←		1		\rightarrow		1			←	\rightarrow	√	√		√	-11V _{dc}
L ₂₈		\downarrow		←		1	1		←		\downarrow		←					√	-12V _{dc}
L ₂₉		\downarrow		←		1		\rightarrow	←		\downarrow		←		√		√	V	-13V _{dc}
L ₃₀		↓ _		←		1	1		←				←	\rightarrow		$\sqrt{}$	V	$\sqrt{}$	-14V _{dc}
L_{31}		\downarrow		←		1		\rightarrow	←				←	\rightarrow	\checkmark		\checkmark		$-15V_{dc}$

^{&#}x27;\' indicates the direction of the conducting switch



TABLE 4. Operating modes of 31-levels MLI.

Modes	Load Current Path	Output volta	Output voltage V_{θ} (volts)					
		Active sources	Magniti	ide of V_0				
M_I	V ₁ -S ₈ -S ₁ -S ₁₄ -V ₂ - V ₄ -S ₁₃ -S ₅ -L-S ₃ -S ₉ -V ₃ -V ₁	$V_1+V_2+V_3+V_4$	+15V _{dc}	400				
M_2	V ₂ - V ₄ -S ₁₃ -S ₅ -L-S ₃ -S ₉ -V ₃ -S ₇ -S ₁ - S ₁₄ -V ₂	$V_2 + V_3 + V_4$	+14V _{dc}	373.3				
<i>M</i> ₃	V ₁ -S ₈ -S ₁ -S ₁₁ - V ₄ -S ₁₃ -S ₅ -L-S ₃ -S ₉ -V ₃ -V ₁	$V_1 + V_3 + V_4$	+13V _{dc}	346.6				
<i>M</i> ₄	V ₃ -S ₇ -S ₁ - S ₁₁ - V ₄ -S ₁₃ -S ₅ -L-S ₃ -S ₉ -V ₃	V_3+V_4	+12V _{dc}	320				
M_5	V ₁ -S ₈ -S ₁ -S ₁₄ -V ₂ - V ₄ -S ₁₃ -S ₅ -L-S ₃ -S ₁₀ -V ₁	$V_1 + V_2 + V_4$	+11V _{dc}	293.3				
M_6	V ₂ - V ₄ -S ₁₃ -S ₅ -L-S ₂ -S ₁ -S ₆ -S ₁₄ -V ₂	$V_2 + V_4$	+10V _{dc}	266.6				
M_7	V_1 - S_8 - S_1 - S_{11} - V_4 - S_{13} - S_5 - L - S_3 - S_{10} - V_1	V_1+V_4	+9V _{dc}	240				
M_8	V ₄ -S ₁₃ -S ₅ -L-S ₂ - S ₁ -S ₁₁ - V ₄	V ₄	+8V _{dc}	213.3				
M_9	V_1 - S_8 - S_1 - S_{14} - V_2 - S_{12} - S_5 - L - S_3 - S_9 - V_3 - V_1	$V_1 + V_2 + V_3$	+7V _{dc}	186.6				
M_{10}	V_2 - S_{12} - S_5 - L - S_3 - S_9 - V_3 - S_7 - S_1 - S_{14} - V_2	V_2+V_3	+6V _{dc}	160				
M_{II}	V ₁ -S ₈ -S ₁ -S ₆ -L-S ₃ -S ₉ -V ₃ -V ₁	V_1+V_3	+5V _{dc}	133.3				
M_{12}	V ₃ -S ₇ -S ₁ - S ₆ -L-S ₃ -S ₉ -V ₃	V_3	+4V _{dc}	106				
M_{I3}	V_1 - S_8 - S_1 - S_{14} - V_2 - S_{12} - S_5 - L - S_3 - S_{10} - V_1	V_1+V_2	+3V _{dc}	80				
M ₁₄	V ₂ -S ₁₂ -S ₅ -L-S ₂ -S ₁ -S ₁₄ -V ₂	V ₂	+2V _{dc}	53.3				
M_{15}	V_1 - S_8 - S_1 - S_6 - L - S_3 - S_{10} - V_1	V_1	+1V _{dc}	26.6				
M_{I6}	L-S ₂ -S ₁ -S ₆ -L	-	$0V_{dc}$	0				
M_{I7}	V_1 - S_8 - S_2 - L - S_5 - S_4 - S_{10} - V_1	-V ₁	-1V _{dc}	-26.6				
M_{18}	V_2 - S_{12} - S_4 - S_3 - L - S_6 - S_{14} - V_2	-V ₂	-2V _{dc}	-53.3				
M_{I9}	V_1 - S_8 - S_2 - L - S_6 - S_{14} - V_2 - S_{12} - S_4 - S_{10} - V_1	$-(V_1+V_2)$	-3V _{dc}	-80				
M_{20}	V_3 - S_7 - S_2 - L - S_5 - S_4 - S_9 - V_3	-V ₃	-4V _{dc}	-106				
M_{21}	V_1 - S_8 - S_2 - L - S_5 - S_4 - S_9 - V_3 - V_1	$-(V_1+V_3)$	-5V _{dc}	-133.3				
M_{22}	V_2 - S_{12} - S_4 - S_9 - V_3 - S_7 - S_2 - L - S_6 - S_{14} - V_2	$-(V_2+V_3)$	-6V _{dc}	-160				
M_{23}	V_1 - S_8 - S_2 - L - S_6 - S_{14} - V_2 - S_{12} - S_4 - S_9 - V_3 - V_1	$-(V_1+V_2+V_3)$	-7V _{dc}	-186.6				
M_{24}	V ₄ -S ₁₃ -S ₄ -S ₃ -L-S ₆ -S ₁₁ -V ₄	-V ₄	-8V _{dc}	-213.3				
M_{25}	V_1 - S_8 - S_2 - L - S_6 - S_{11} - V_4 - S_{13} - S_4 - S_{10} - V_1	-(V ₁ +V ₄)	-9V _{dc}	-240				
M_{26}	V_2 - V_4 - S_{13} - S_4 - S_3 - L - S_6 - S_{14} - V_2	-(V ₂ +V ₄)	-10V _{dc}	-266.6				
M_{27}	V_1 - S_8 - S_2 - L - S_6 - S_{14} - V_2 - V_4 - S_{13} - S_4 - S_{10} - V_1	$-(V_1+V_2+V_4)$	-11V _{dc}	-293.3				
M_{28}	V_3 - S_7 - S_2 - L - S_6 - S_{11} - V_4 - S_{13} - S_4 - S_9 - V_3	-(V ₃ +V ₄)	-12V _{dc}	-320				
M_{29}	V_1 -S ₈ -S ₂ -L-S ₆ -S ₁₁ -V ₄ -S ₁₃ -S ₄ -S ₉ -V ₃ -V ₁	-(V ₁ +V ₃ +V ₄)	-13V _{dc}	-346.6				
M_{30}	V_3 - S_7 - S_2 - L - S_6 - S_{14} - V_2 - V_4 - S_{13} - S_4 - S_9 - V_3	$-(V_2+V_3+V_4)$	-14V _{dc}	-373.3				
M ₃₁	V ₁ -S ₈ -S ₂ -L-S ₆ -S ₁₄ -V ₂ -V ₄ -S ₁₃ -S ₄ -S ₉ -V ₃ -V ₁	$-(V_1+V_2+V_3+V_4)$	-15V _{dc}	-400				

switching frequency compared with 50Hz reference frequency, the topology is tested for 100Ω resistive load, maximum peak voltage 400V is attained by supplying input DC sources $V_{dc}=V_1=26.6V,\,V_2=53.3V,\,V_3=106.6V,$ and $V_4=213.3V$ respectively. Fig. 11(a) and Fig. 11(b) show the Simulation results of output Voltage, output Voltage and Current waveforms of presented 31-levels MLI, respectively. From Fig. 11(a) and Fig. 11(b) the maximum voltage is 400V, and the load current is 4A, the output waveform is refined with a THD of 3.32 % represented in Fig. 12.

The proposed asymmetrical configuration of 31-level MLI topology is validated experimentally in a laboratory by accomplished a prototype setup of inverter assembled using fourteen CM75DU-12H IGBT's which are provoked by MCT2E optocouplers, four unequal DC supplies with voltage magnitude of $V_1=26.6V,\,V_2=53.3V,\,V_3=106.6V,\,$ and $V_4=213.3V$ respectively, 100Ω R-load, 98mH L-load, and switching pulse are getting from dSPACE RTI1104. The waveforms are observed in digital storage oscilloscope

(DSO), experimental prototype results with R-Load under steady-state output voltage $V_0 = 400V$ equal to 282.84 V_{rms} , load current $I_0 = 4A$ similar to 2.82A I_{rms} are represented in Fig. 13(a) & (b) respectively. Fig. 14 illustrates the output voltage $V_0 = 400V$ equal to 282.84 V_{rms} , load current $I_0 = 6.8A$ similar to 4.8A I_{rms} of the 31-level MLI with L-Load. The proposed MLI's dynamic response is obtained by introducing an Inductive load parallel to R-Load, or R-Load is added in parallel to L-Load represented in Fig.15 and Fig.16. Total voltage harmonic spectrum 3.32% is measured with power analyzer; the voltage THD spectrum is illustrated in Fig. 17.

IV. CALCULATIONS AND COMPARATIVE STUDIES

A. LOSS AND EFFICIENCY

Two significant losses in power electronic devices are switching and conduction losses. In an IGBT, the transistor voltage, ON-state voltage, and resistance are termed V_T , V_{Ton} and R_T






FIGURE 5. Operating modes of proposed asymmetrical 31-levels MLI topology.




FIGURE 6. (a) Simulation result of Voltage wave and current waveform (b) Simulation result of Voltage waveform of 13-level MLI.




FIGURE 7. Simulation result of Voltage Harmonic spectrum of 13-level MLI.




FIGURE 8. Experimental setup for the proposed topology.

respectively. Whereas for diode voltage, ON-state voltage, resistance is termed as V_D , V_{Don} is and R_D respectively. Then conduction losses of transistor P_{SC} and diode P_{DC} are

evaluated as

$$P_{DC}(t) = V_D(t) i(t) + R_D i^2(t)$$
 (7)




FIGURE 9. (a) Experimental results showing voltage waveform (b) Experimental results of voltage and current waveforms of 13-level MLI topology with R-Load.




FIGURE 10. Experimental results of Voltage Harmonic spectrum of 13-level MLI topology.

TABLE 5. Power and efficiency of proposed 13 and 31 level MLI.

Parameters	13-level MLI	31-lev	el MLI			
	R-Load	R-Load	L-Load			
V_{rms} (v)	282.84	282.84	282.84			
$I_{rms}(A)$	2.82	2.82	4.8			
Conduction losses (W)	48.72	68.22	169.34			
Switching losses (W)	0.168	0.3405	0.984			
Total losses (W)	48.88	68.56	170.32			
Output power (W)	791.95	791.95	1357.6			
Efficiency (%)	94.18 %	92.32 %	88.85%			

$$P_{TC}(t) = [V_T + R_T i^{\beta}(t)]i(t)$$
 (8)

Constant β is derived from characteristics of a switch. There is no Bi-directional switch in proposed topology, let




FIGURE 11. (a) Simulation result of Voltage waveform (b) Simulation result of Voltage wave and current waveform of 31-level MLI.




FIGURE 12. Simulation result of Voltage Harmonic spectrum of 31-level MLI.

ON-state transistor and diodes are conduction at instant 't', hence the conduction losses are

$$P_{C} = \frac{1}{\pi} \int_{0}^{\pi} \left[N_{Ton}(t) P_{TC}(t) + N_{Don}(t) P_{DC}(t) \right] dt \quad (9)$$

Switching losses P_{SW} depends on the energy loss at the state of the switch on both ON-state (P_{Son}) and OFF-state (P_{Soff}) , the switching period (T) is the addition of ON-state time (T_{On}) and OFF-state time (T_{off}) is linearly varied between voltage and current. Switch peak voltage is termed as $V_{SP},$ let the energy state of the switch be related as

$$P_{Son} = \frac{1}{T} \int_{0}^{T_{On}} [v(t) i(t)] dt$$






FIGURE 13. (a) Experimental results of voltage waveform (b) Experimental effects of voltage and current waveforms of 31-level MLI topology with R-Load.




FIGURE 14. Experimental results of voltage and current waveforms of 31-level MLI topology with L-Load.




FIGURE 15. Experimental results of voltage and current waveforms of 31-level MLI topology with Dynamic load (R//L-Load).

$$P_{Son} = \frac{1}{6T} [V_{SP}IT_{On}]$$

$$P_{Soff} = \frac{1}{T} \int_{0}^{T_{Off}} [v(t) i(t)] dt$$
(10)




FIGURE 16. Experimental results of voltage and current waveforms of 31-level MLI topology with Dynamic load (L//R-Load).




FIGURE 17. Experimental results of voltage harmonic spectrum of 31-level MLI topology.

$$P_{Soff} = \frac{1}{6T} [V_{SP}IT_{Off}] \tag{11}$$

$$P_{SW} = P_{Son} + P_{Soff} \tag{12}$$

Therefore the total losses

$$P_L = P_{SW} + P_C \tag{13}$$

Further, the efficiency η can evaluate as

$$\eta = \frac{P_{out}}{P_{in}} = \frac{P_{out}}{P_{out} + P_L} \tag{14}$$

The output power can be got as follows;

$$P_{out} = V_{rms} * I_{rms} \tag{15}$$

As per IGBT CM75DU-12H datasheet $R_T=0.4\Omega$, turn ON delay and rising times are 100nS and 250nS respectively. Similarly, the turn-OFF delay and rising times are 200nS 300nS, respectively, and V_{SP} is 0.6V. The proposed 13-level MLI is made of 10 switches and 25 steps in one full cycle, whereas 31-level MLI is made of 14 switches and 61 steps in one entire cycle. Efficiency and power loss of proposed MLIs are tabulated in TABLE 5.

B. TOTAL STANDING VOLTAGE (TSV)

The total standing voltage (TSV) is an essential factor for the choice of switches. This is the sum of peak blocking voltage across the individual power semiconductor device. The voltage stress of both types of switches i.e., bi-directional and unidirectional switches is given by: $V_{Sbi} = V_i$ and $V_{Suni} = V_i$



Topologies	Year	N _{LEL}	Nsw	N_{DK}	N_D	N_C	N _{SDC}	N _{MCD}	CC/L	TSV_{PU}	CO	C/L
Topologies	Teur	INLEL	1 VSW	I V DK	IND	IVC	INSDC	TVMCD	CC/L	ISVPU	$\alpha = 0.5$	$\alpha = 1.5$
[55]	2018	13	23	23	-	6	1	6	4.07	6.67	4.25	4.77
[56]	2019	11	8	7	-	-	3	3	1.63	4.2	1.82	2.2
[57]	2019	13	8	8	-	-	3	4	1.46	4	1.61	1.92
[58]	2019	13	14	14	9	2	2	5	3.15	5.33	6.41	7.23
[59]	2020	13	12	12	2	2	2	5	2.30	7	4.84	5.9
[60]	2020	13	10	10	1	1	2	4	1.84	6.3	3.86	4.83
[61]	2020	13	13	13	2	3	1	5	2.46	5.33	2.58	2.99
[62]	2020	13	10	10	4	4	1	5	2.22	5.5	2.36	2.78
[63]	2020	13	15	15	-	3	2	6	2.69	-	-	-
[64]	2020	13	12	11	-	2	1	4	2	6	2.15	2.61
[65]	2021	13	14	14	1	3	1	7	2.53	5.5	2.67	3.25
Proposed	-	13	10	10	-	-	3	5	1.76	2.66	1.83	1.95

TABLE 6. Comparison of 13-level with similar MLI topologies.

TABLE 7. Comparison of 31-level with similar MLI topologies.

Tonologica	Year	N	N	N	N	N _{SDC}	N _{MCD}	CC/L	TSV _{PU}	CC/L	
Topologies	rear	N_{sw}	N _{DK}	N _D	$N_{\rm C}$	INSDC	NMCD	CC/L	13 V PU	$\alpha = 0.5$	$\alpha = 1.5$
[66]	2020	18	18	-	4	2	8	1.35	5.66	1.44	1.62
[67]	2020	12	10	-	4	3	4	0.93	5.87	2.80	3.37
[68]	2019	16	16	2	4	2	8	1.29	5.67	2.63	3.0
[69]	2019	10	10	-	-	4	5	0.93	-	-	-
Proposed	-	14	14	-	-	4	7	1.03	2.4	1.07	1.15

 $2V_i$ respectively, where i = 1,2,...n and n are the number of complementary switches.

The maximum output voltage $(V_{O,max})$ of the developed topology is:

$$V_{O max} = 400V$$

In the developed MLI topology, the respective voltages are the same for the switches' complimentary state, and all the switches are unidirectional. Hence the TSV can be obtained by using the following relations: For 13-level MLI.

$$TSV = 2(V_{S1} + V_{S3} + V_{S5} + V_{S7} + V_{S9})$$

$$= 2(8V_{dc})$$

$$= 16V_{dc}$$

For 31-level MLI.

$$\begin{split} TSV &= 2(V_{S1} + V_{S3} + V_{S5} + V_{S7} + V_{S9} + V_{S11} + V_{S13}) \\ &= 2(18V_{dc}) \\ &= 36V_{dc} \end{split}$$

C. COST FUNCTION

The cost factor (CF) for the developed 13, and 31-level MLI can be obtained with several specifications like switch count N_{SW} , source count N_{DCS} , diode count N_D , capacitor count

 N_{C} , total standing voltage TSV, driver circuits number N_{DK} and number of sources N_{SDC} . The cost factor is estimated by using the formula represented in equation (8)[54].

$$CF = (N_{SW} + N_{SDC} + N_{DK} + N_D + N_C + \alpha TSV_{PU})$$
 (16)

TSV_{pu} is given by

$$TSV_{PU} = \frac{V_{TSV}}{V_{OMAX}} \tag{17}$$

' α ' is the weight coefficient which is combined along with the multiplication of TSVpu. For the developed asymmetrical 31-level MLI topology, due to the absence of the diodes and capacitors, they are neglected, and the respective cost function is calculated using the following relation.

$$CF = (N_{SW} + N_{SDC} + N_{DK} + \alpha TSV_{PU})$$
 (18)

In general, the value of α is to be considered as the value should be greater and less than unity, respectively. In the developed MLI, the respective value of α is realized as 0.5 (<1) and 1.5 (>1) for the optimal evaluation of the cost function. The MLI is cost-effective based on the component level count (CF/L).

For 13-level CF/level = 1.83 if
$$\alpha = 0.5$$

= 1.95if $\alpha = 1.5$






FIGURE 18. Comparison of (a) N_{SW} (b) N_{DK} (c) N_{SDC}(d) N_{MCD}(e) CC/L (f)TSV_{PU} (g) CF/L with similar 13 level MLI topologies.

For 31-level CF/level = 1.07 if
$$\alpha = 0.5$$

= 1.15if $\alpha = 1.5$

The component level factor is calculated from equation 19.

$$F_{ccl} = \frac{N_s + N_d + N_{cap} + N_{dk} + n}{N_{Lev}}$$
 (19)

D. COMPARATIVE STUDIES

In this section a comprehensive comparison is made on switch count N_{SW} , number of driver circuits N_{DK} , diode count N_{D} , number of capacitors N_{C} , number of voltage sources N_{SDC} , total standing voltage per unit TSV_{PU} , the maximum number of conduction devices N_{MCD} , components count per level CC/L and cost factor per level CF/L. Comparison




FIGURE 19. Comparison of (a) N_{SW} (b) N_{DK} (c) N_{SDC}(d) N_{MCD}(e) CC/L (f)TSV_{PU} (g) CF/L with similar 31 level MLI topologies.

of 13-level MLI with similar recent topologies are done and tabulated in TABLE 6 similarly comparison of 31-level MLI with similar current topologies are done and tabulated in TABLE 7.

Number of switches N_{SW} , driver circuit count N_{DK} , number of DC sources N_{SDC} , maximum conducting devices per level N_{MCD} , components count per level CC/L, total standing voltage per unit TSV_{PU} , cost factor per level CF/L are compared with similar 13 level MLI topologies and shown in Fig.17. Similarly, the comparison of 31 level MLI with similar topologies are represented in Fig.18, and the Impres-

sive peculiarities of the developed topology are illustrated in Fig.19.

V. CONCLUSION

A novel asymmetrical 31-level MLI topology is designed and implemented in this paper. The proposed 31-level MLI is developed from a fundamental 13-level MLI topology and is realized. The proposed MLI comprises fewer semiconductor devices which reduce the cost and also the size of the inverter. Moreover, the efficiency and reliability of the MLI get improved. The proposed MLI require fewer components






FIGURE 20. Remarkable peculiarities of the proposed 31-level MLI Topology.

to generate the desired output voltage level with a low THD. TSV and cost function is calculated, and all such parameters are compared with various existing topologies. The comparisons show the proposed MLI is highly efficient with fewer power losses. It is precisely noticed that simulation and experimental THD values are 3.35% and 3.32% respectively. TSV_{pu} is 2.4; efficiency is 92.32%, CF/L value for both values of α is 1.07 and 1.15 respectively, which shows that the cost is significantly less compared with various topologies. The developed MLI is tested with multiple dynamic load variations. Based on the several tests carried out, the developed MLI is well suited for renewable energy applications.

REFERENCES

- K. Wang, Y. Li, Z. Zheng, and L. Xu, "Voltage balancing and fluctuationsuppression methods of floating capacitors in a new modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1943–1954, May 2013.
- [2] E. Babaei and S. H. Hosseini, "Charge balance control methods for asymmetrical cascade multilevel converters," in *Proc. Int. Conf. Electr. Mach. Syst. (ICEMS)*, 2007, pp. 74–79.
- [3] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3109–3118, Nov. 2011.
- [4] N. Abd. Rahim, M. Fathi Mohamad Elias, and W. Ping Hew, "Transistor-clamped H-bridge based cascaded multilevel inverter with new method of capacitor voltage balancing," *IEEE Trans. Ind. Electron.*, vol. 60, no. 8, pp. 2943–2956, Aug. 2013.
- [5] M. D. Manjrekar and T. A. Lipo, "A hybrid multilevel inverter topology for drive applications," in *Proc. 13th Annu. Appl. Power Electron. Conf. Expo. (APEC)*, vol. 2, 1998, pp. 523–529.
- [6] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Pérez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [7] E. Levi, "Advances in converter control and innovative exploitation of additional degrees of freedom for multiphase machines," *IEEE Trans. Ind. Electron.*, vol. 63, no. 1, pp. 433–448, Jan. 2016.
- [8] A. Mokhberdoran and A. Ajami, "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6712–6724, Dec. 2014.
- [9] M. A. Hosseinzadeh, M. Sarbanzadeh, E. Sarbanzadeh, M. Rivera, and R. Gregor, "Back-to-Back modified T-Type half-bridge module for cascaded multi-level inverters with decreased number of components," in Proc. IEEE Int. Conf. Electr. Syst. Aircr., Railway, Ship Propuls. Road Vehicles Int. Transp. Electrific. Conf. (ESARS-ITEC), Nov. 2018, pp. 6–11.
- [10] M. Narimani and G. Moschopoulos, "A novel single-stage multilevel type full-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 1, pp. 31–42, Jan. 2013.
- [11] S. R. Pulikanti, G. Konstantinou, and V. G. Agelidis, "Hybrid seven-level cascaded active neutral-point-clamped-based multilevel converter under SHE-PWM," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 4794–4804, 2012.

- [12] M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of submultilevel inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 625–636, Feb. 2013.
- [13] C. Dhanamjayulu, S. Padmanaban, J. B. Holm-Nielsen, and F. Blaabjerg, "Design and implementation of a single-phase 15-level inverter with reduced components for solar PV applications," *IEEE Access*, vol. 9, pp. 581–594, Dec. 2021.
- [14] G. Waltrich and I. Barbi, "Three-phase cascaded multilevel inverter using power cells with two inverter legs in series," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2605–2612, Aug. 2010.
- [15] W.-K. Choi and F.-S. Kang, "H-bridge based multilevel inverter using PWM switching function," in *Proc. 31st Int. Telecommun. Energy Conf.* (INTELEC), Oct. 2009, pp. 1–5.
- [16] Y. Hinago and H. Koizumi, "A single-phase multilevel inverter using switched series/parallel DC voltage sources," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2643–2650, Aug. 2010.
- [17] E. Babaei, M. F. Kangarlu, and F. N. Mazgar, "Symmetric and asymmetric multilevel inverter topologies with reduced switching devices," *Electr. Power Syst. Res.*, vol. 86, pp. 122–130, May 2012.
- [18] E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," *Energy Convers. Manage.*, vol. 50, no. 11, pp. 2761–2767, Nov. 2009.
- [19] E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. T. Haque, and M. Sabahi, "Reduction of DC voltage sources and switches in asymmetrical multilevel converters using a novel topology," *Electr. Power Syst. Res.*, vol. 77, no. 8, pp. 1073–1085, Jun. 2007.
- [20] C. Dhanamjayulu, S. R. Khasim, S. Padmanaban, G. Arunkumar, J. B. Holm-Nielsen, and F. Blaabjerg, "Design and implementation of multilevel inverters for fuel cell energy conversion system," *IEEE Access*, vol. 8, pp. 183690–183707, 2020.
- [21] S. Mekhilef and M. N. A. Kadir, "Voltage control of three-stage hybrid multilevel inverter using vector transformation," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2599–2606, Oct. 2010.
- [22] R. Samanbakhsh and A. Taheri, "Reduction of power electronic components in multilevel converters using new switched capacitor-diode structure," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7204–7214, Nov. 2016.
- [23] R. S. Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "New hybrid structure for multilevel inverter with fewer number of components for highvoltage levels," *IET Power Electron.*, vol. 7, no. 1, pp. 96–104, Jan. 2014.
- [24] R. R. Karasani, V. B. Borghate, P. M. Meshram, H. M. Suryawanshi, and S. Sabyasachi, "A three-phase hybrid cascaded modular multilevel inverter for renewable energy environment," *IEEE Trans. Power Electron.*, vol. 32, no. 2, pp. 1070–1087, Feb. 2017.
- [25] C. I. Odeh, E. S. Obe, and O. Ojo, "Topology for cascaded multilevel inverter," *IET Power Electron.*, vol. 9, no. 5, pp. 921–929, 2016.
- [26] M. R. Banaei, M. R. J. Oskuee, and H. Khounjahan, "Reconfiguration of semi-cascaded multilevel inverter to improve systems performance parameters," *IET Power Electron.*, vol. 7, no. 5, pp. 1106–1112, May 2014.
- [27] J. S. Mohd. Ali and R. Kannan, "A new symmetric cascaded multilevel inverter topology using single and double source unit," *J. Power Electron.*, vol. 15, no. 4, pp. 951–963, Jul. 2015.
- [28] C. Dhanamjayulu, G. Arunkumar, B. Jaganatha Pandian, and S. Padmanaban, "Design and implementation of a novel asymmetrical multilevel inverter optimal hardware components," *Int. Trans. Electr. Energy Syst.*, vol. 30, no. 2, pp. 1–28, Feb. 2020.
- [29] C. Dhanamjayulu and S. Meikandasivam, "Performance verification of symmetric hybridized cascaded multilevel inverter with reduced number of switches," in *Proc. Innov. Power Adv. Comput. Technol. (i-PACT)*, no. 1, Jan. 2017, pp. 1–5.
- [30] J. S. Mohd. Ali and V. Krishnaswamy, "An assessment of recent multilevel inverter topologies with reduced power electronics components for renewable applications," *Renew. Sustain. Energy Rev.*, vol. 82, pp. 3379–3399, Feb. 2018.
- [31] C. Dhanamjayulu, P. Sanjeevikumar, K. Palanisamy, F. Blaabjerg, and P. K. Maroti, "A novel nine and seventeen-step multilevel inverters with condensed switch count," in *Proc. IEEE 21st Workshop Control Modeling Power Electron. (COMPEL)*, Nov. 2020, pp. 1–6.
- [32] Y. Suresh, J. Venkataramanaiah, A. K. Panda, C. Dhanamjayulu, and P. Venugopal, "Investigation on cascade multilevel inverter with symmetric, asymmetric, hybrid and multi-cell igurations," *Ain Shams Eng. J.*, vol. 8, no. 2, pp. 263–276, 2017.
- [33] C. Dhanamjayulu and S. Meikandasivam, "Implementation and comparison of symmetric and asymmetric multilevel inverters for dynamic loads," *IEEE Access*, vol. 6, pp. 738–746, 2018.

- [34] N. Prabaharan, A. H. Fathima, and K. Palanisamy, "New hybrid multilevel inverter topology with reduced switch count using carrier based pulse width modulation technique," in *Proc. IEEE Conf. Energy Convers. (CENCON)*, Oct. 2015, pp. 176–180.
- [35] C. Dhanamjayulu, G. Arunkumar, B. J. Pandian, C. V. R. Kumar, M. P. Kumar, A. R. A. Jerin, and P. Venugopal, "Real-time implementation of a 31-level asymmetrical cascaded multilevel inverter for dynamic loads," *IEEE Access*, vol. 7, pp. 51254–51266, 2019.
- [36] A. Ali and J. Nakka, "Improved performance of cascaded multilevel inverter," in *Proc. Int. Conf. Microelectron., Comput. Commun. (Micro-Com)*, Jan. 2016, pp. 1–5.
- [37] A. Ali, H. Bhattacherjee, and J. Nakka, "Improved power rating of cascaded H-Bridge multilevel inverter," in *Proc. Annu. IEEE India Conf.* (INDICON), Dec. 2015, pp. 2–6.
- [38] N. B. Deshmukh, R. D. Thombare, M. M. Waware, and D. S. More, "A novel family of three phase transistor clamped H-bridge multilevel inverter with improved energy efficiency," in *Proc. IEEE Int. Conf. Power Electron., Drives Energy Syst. (PEDES)*, Dec. 2016, pp. 1–5.
- [39] G. P. Adam, I. A. Abdelsalam, K. H. Ahmed, and B. W. Williams, "Hybrid multilevel converter with cascaded H-bridge cells for HVDC applications: Operating principle and scalability," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 65–77, Jan. 2015.
- [40] M. M. C. Merlin, T. C. Green, P. D. Mitcheson, D. R. Trainer, R. Critchley, W. Crookes, and F. Hassan, "The alternate arm converter: A new hybrid multilevel converter with DC-fault blocking capability," *IEEE Trans. Power Del.*, vol. 29, no. 1, pp. 310–317, Feb. 2014.
- [41] C. A. Silva, L. A. Cordova, P. Lezana, and L. Empringham, "Implementation and control of a hybrid multilevel converter with floating DC links for current waveform improvement," *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2304–2312, Jun. 2011.
- [42] D. A. Ruiz-Caballero, R. M. Ramos-Astudillo, S. A. Mussa, and M. L. Heldwein, "Symmetrical hybrid multilevel DC-AC converters with reduced number of insulated DC supplies," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2307–2314, Jul. 2010.
- [43] C. Dhanamjayulu, G. Arunkumar, and D. Elangovan, "Real-time implementation of novel 49-level asymmetric cascaded multilevel inverter," in Proc. Innov. Power Adv. Comput. Technol. (i-PACT), 2019, pp. 1–5.
- [44] M. Rawa, M. D. Siddique, S. Mekhilef, N. M. Shah, H. Bassi, M. Seyedmahmoudian, B. Horan, and A. Stojcevski, "Dual input switched-capacitor-based single-phase hybrid boost multilevel inverter topology with reduced number of components," *IET Power Electron.*, vol. 13, no. 4, pp. 881–891, Mar. 2020.
- [45] S. Sabyasachi, V. B. Borghate, R. R. Karasani, S. K. Maddugari, and H. M. Suryawanshi, "Hybrid control technique-based three-phase cascaded multilevel inverter topology," *IEEE Access*, vol. 5, pp. 26912–26921, 2017.
- [46] S.-J. Park, F.-S. Kang, M. H. Lee, and C.-U. Kim, "A new single-phase five-level PWM inverter employing a deadbeat control scheme," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 831–843, May 2003.
- [47] H. Mao, F. C. Y. Lee, X. Zhou, H. Dai, M. Cosan, and D. Boroyevich, "Improved zero-current transition converters for high-power applications," *IEEE Trans. Ind. Appl.*, vol. 33, no. 5, pp. 1220–1232, Oct. 1997.
- [48] B. Gu, J. Dominic, J.-S. Lai, C.-L. Chen, T. LaBella, and B. Chen, "High reliability and efficiency single-phase transformerless inverter for gridconnected photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2235–2245, May 2013.
- [49] M. Rodríguez, A. Rodríguez, P. F. Miaja, D. G. Lamar, and J. S. Zúniga, "An insight into the switching process of power MOSFETs: An improved analytical losses model," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1626–1640, Jun. 2010.
- [50] K. K. Gupta and S. Jain, "Comprehensive review of a recently proposed multilevel inverter," *IET Power Electron.*, vol. 7, no. 3, pp. 467–479, Mar. 2014.
- [51] E. Samadaei, S. Asghar Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-type) module: Asymmetric multilevel inverters with reduced components," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7148–7156, Nov. 2016.
- [52] R. Shalchi Alishah, S. Hossein Hosseini, E. Babaei, and M. Sabahi, "Optimal design of new cascaded switch-ladder multilevel inverter structure," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2072–2080, Mar. 2017.
- [53] G. Sharma and A. K. Kapoor, "A dynamic voltage restorer based on voltage balanced back-to-back stacked multicell converter with equal voltage sources," in *Proc. IEEE Region 10 Conf. (TENCON)*, Nov. 2016, pp. 2930–2934.

- [54] S. Sabyasachi, V. B. Borghate, and S. K. Maddugari, "A 21-level bipolar single-phase modular multilevel inverter," *J. Circuits, Syst. Comput.*, vol. 29, no. 01, Jan. 2020, Art. no. 2050004.
- [55] M. Khenar, A. Taghvaie, J. Adabi, and M. Rezanejad, "Multilevel inverter with combined T-type and cross-connected modules," *IET Power Elec*tron., vol. 11, no. 8, pp. 1–9, 2018.
- [56] M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, "Optimal design of a new cascaded multilevel inverter topology with reduced switch count," *IEEE Access*, vol. 7, pp. 24498–24510, 2019.
- [57] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, M. Tayyab, and M. K. Ansari, "Low switching frequency based asymmetrical multilevel inverter topology with reduced switch count," *IEEE Access*, vol. 7, pp. 86374–86383, 2019.
- [58] E. Samadaei, M. Kaviani, and K. Bertilsson, "A 13-levels module (K-type) with two DC sources for multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 66, no. 7, pp. 5186–5196, Jul. 2019.
- [59] S. Madhu Babu and B. L. Narasimharaju, "Single-phase boost DC-link integrated cascaded multilevel inverter for PV applications," *IET Power Electron.*, vol. 13, no. 10, pp. 2086–2095, Aug. 2020.
- [60] M. D. Siddique, S. Mekhilef, A. Sarwar, A. Alam, and N. Mohamed Shah, "Dual asymmetrical DC voltage source based switched capacitor boost multilevel inverter topology," *IET Power Electron.*, vol. 13, no. 7, pp. 1481–1486, May 2020.
- [61] N. Sandeep, "A 13-level switched-capacitor-based boosting inverter," IEEE Trans. Circuits Syst. II, Exp. Briefs, early access, Aug. 18, 2020, doi: 10.1109/TCSII.2020.3017338.
- [62] Y. Ye, S. Chen, X. Wang, and K. W. E. E. Cheng, "Self-balanced 13-level inverter based on switched-capacitor structure and hybrid PWM algorithm," *IEEE Trans. Ind. Electron.*, early access, Apr. 28, 2020, doi: 10.1109/TIE.2020.2989716.
- [63] Y. Ye, M. Lin, and X. Wang, "Asymmetric cascade multilevel inverter with self-balanced switched-capacitor unit and single source," *IET Power Electron.*, vol. 13, no. 15, pp. 3254–3262, Nov. 2020.
- [64] J. Zeng, W. Lin, D. Cen, and J. Liu, "Novel K-type multilevel inverter with reduced components and self-balance," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 4343–4354, Dec. 2020.
- [65] K.-M. Kim, J.-K. Han, and G.-W. Moon, "A high step-up switched-capacitor 13-level inverter with reduced number of switches," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2505–2509, Mar. 2021.
- [66] A. Ahmad, M. Anas, A. Sarwar, M. Zaid, M. Tariq, J. Ahmad, and A. R. Beig, "Realization of a generalized switched-capacitor multilevel inverter topology with less switch requirement," *Energies*, vol. 13, no. 7, p. 1556, Mar. 2020.
- [67] M. R. Hussan, A. Sarwar, M. D. Siddique, S. Mekhilef, S. Ahmad, M. Sharaf, M. Zaindin, and M. Firdausi, "A novel switched-capacitor multilevel inverter topology for energy storage and smart grid applications," *Electronics*, vol. 9, no. 10, pp. 1–18, 2020.
- [68] T. Roy, P. K. Sadhu, and A. Dasgupta, "Cross-switched multilevel inverter using novel switched capacitor converters," *IEEE Trans. Ind. Electron.*, vol. 66, no. 11, pp. 8521–8532, Nov. 2019.
- [69] B. Sahoo, S. K. Routray, and P. K. Rout, "Repetitive control and cascaded multilevel inverter with integrated hybrid active filter capability for wind energy conversion system," *Eng. Sci. Technol., Int. J.*, vol. 22, no. 3, pp. 811–826, Jun. 2019.



power quality.

DEVALRAJU PRASAD (Graduate Student Member, IEEE) received the B.Tech. degree in electrical and electronics engineering and the M.Tech. degree in electrical power systems from JNTUA, Andhra Pradesh, India, in 2009 and 2015, respectively. He is currently pursuing the Ph.D. degree in power electronics with the Vellore Institute of Technology, Vellore, India. His research interests include the area of multilevel inverters, power converters, and active power filters and





C. DHANAMJAYULU (Member, IEEE) received the B.Tech. degree in electronics and communication engineering from JNTU University, Hyderabad, India, the M.Tech. degree in control and instrumentation systems from the Indian Institute of Technology Madras, Chennai, India, and the Ph.D. degree in electronics engineering from the Vellore Institute of Technology, Vellore, India. He is currently a Postdoctoral Researcher with the Department of Energy Technology, Aalborg Uni-

versity, and Esbjerg, Denmark. He is also a Faculty Member and a member of the Control and Automation Department, School of Electrical Engineering, Vellore Institute of Technology. He is also a Senior Assistant Professor with the School of Electrical Engineering, Vellore Institute of Technology, where he has been a Senior Assistant Professor, since 2010. He was invited as a Visiting Researcher with the Department of Energy Technology, Aalborg University, Esbjerg, funded by the Danida Mobility Grant, Ministry of Foreign Affairs of Denmark on Denmark's International Development Cooperation. His research interests include multilevel inverters, power converters, active power filters, power quality, grid-connected systems, smart grids, electric vehicle, electric spring, and tuning of memory elements and controller parameters using soft-switching techniques for power converters, average modeling, steady-state modeling, and small-signal modeling stability analysis of the converters and inverters.



SANJEEVIKUMAR PADMANABAN (Senior Member, IEEE) received the bachelor's degree in electrical engineering from the University of Madras, Chennai, India, in 2002, the master's degree (Hons.) in electrical engineering from Pondicherry University, Puducherry, India, in 2006, and the Ph.D. degree in electrical engineering from the University of Bologna, Bologna, Italy, in 2012.

He was an Associate Professor with VIT University from 2012 to 2013. In 2013, he joined the National Institute of Technology, India, as a Faculty Member. In 2014, he was invited as a Visiting Researcher with the Department of Electrical Engineering, Qatar University, Doha, Qatar, funded by the Qatar National Research Foundation (Government of Qatar). He continued his research activities with the Dublin Institute of Technology, Dublin, Ireland, in 2014. Further, he served as an Associate Professor for the Department of Electrical and Electronics Engineering, University of Johannesburg, Johannesburg, South Africa, from 2016 to 2018. Since 2018, he has been a Faculty Member with the Department of Energy Technology, Aalborg University, Esbjerg, Denmark. He has authored more than 300 scientific articles.

Dr. Padmanaban was a recipient of the Best Paper cum Most Excellence Research Paper Award from IET-SEISCON'13, IET-CEAT'16, IEEE-EECSI'19, IEEE-CENCON'19, and five best paper awards from ETAEERE'16 sponsored Lecture Notes in Electrical Engineering, Springer book. He is a Fellow of the Institution of Engineers, India, the Institution of Electronics and Telecommunication Engineers, India, and the Institution of Engineering and Technology, U.K. He is an Editor/Associate Editor/Editorial Board of refereed journals, in particular the IEEE Systems Journal, IEEE Transactions on Industry Applications, IEEE Access, IET Power Electronics, IET Electronics Letters, and International Transactions on Electrical Energy Systems (Wiley), a Subject Editorial Board Member — Energy Sources—Energies Journal, MDPI, and the Subject Editor of the IET Renewable Power Generation, IET Generation, Transmission, and Distribution, and FACTS Journal (Canada).



JENS BO HOLM-NIELSEN (Senior Member, IEEE) currently works with the Department of Energy Technology, Aalborg University, and the Head of the Esbjerg Energy Section. In this research, activities established the Center for Bioenergy and Green Engineering in 2009 and serve as the Head of the Research Group. He has vast experience in the field of Biorefinery concepts and Biogas production—Anaerobic Digestion. Implementation projects of Bio-energy sys-

tems in Denmark with provinces and European states. He served as the Technical Advisory for many industries in this field. He has executed many large-scale European Union and United Nation projects in research aspects of Bioenergy, biorefinery processes, the full chain of biogas, and Green Engineering. He has authored more than 300 scientific articles. He was a member of the invitation with various capacities in the committee for more than 500 various international conferences and Organizer of international conferences, workshops, and training programs in Europe, Central Asia, and China. Focus areas Renewable Energy - Sustainability - Green jobs for all.



FREDE BLAABJERG (Fellow, IEEE) received the Ph.D. degree in electrical engineering from Aalborg University in 1995.

He was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. He became an Assistant Professor, in 1992, an Associate Professor, in 1996, and a Full Professor of power electronics and drives, in 1998. In 2017, he became a Villum Investigator. He is currently Honoris Causa with University Politehnica Timisoara (UPT), Romania, and

Tallinn Technical University (TTU), Estonia. His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics, and adjustable speed drives. He has published more than 600 journal articles in the fields of power electronics and its applications. He is the coauthor of four monographs and an Editor of ten books in power electronics and its applications.

Dr. Blaabjerg has received 32 IEEE Prize Paper awards, the IEEE PELS Distinguished Service Award, in 2009, the EPE-PEMC Council Award, in 2010, the IEEE William E. Newell Power Electronics Award, in 2014, the Villum Kann Rasmussen Research Award, in 2014, the Global Energy Prize, in 2019, and the 2020 IEEE Edison Medal. He was the Editor-in-Chief of the IEEE Transactions on Power Electronics from 2006 to 2012. He has been a Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. From 2019 to 2020, he served as the President of the IEEE Power Electronics Society. He is the Vice-President of the Danish Academy of Technical Sciences too. He is nominated in 2014–2019 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world. In 2017, he became Honoris Causa at University Politehnica Timisoara (UPT), Romania.



SHAIK REDDI KHASIM (Graduate Student Member, IEEE) received the B.Tech. degree (Hons.) in electrical engineering and the M.Tech. degree from JNTUA, Andhra Pradesh, India, in 2012 and 2015, respectively. He is currently pursuing the Ph.D. degree in power electronics with the Vellore Institute of Technology, Vellore, India. His research interests include the area of multilevel inverters, power converters, and electric vehicles.

VOLUME 9, 2021 22803

• • •