Impedance Analysis of Single-Phase PFC Converter in the Frequency Range of 0–150 kHz

Davari, Pooya; Blaabjerg, Frede

Published in: Proceedings of the 2022 International Power Electronics Conference (IPEC-Himeji 2022- ECCE Asia)

DOI (link to publication from Publisher): 10.23919/IPEC-Himeji2022-ECCE53331.2022.9807125

Publication date: 2022

Document Version Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Impedance Analysis of Single-Phase PFC Converter in the Frequency Range of 0-150 kHz

Pooya Davari’ and Frede Blaabjerg
AAU Energy, Aalborg University, Aalborg, Denmark
*E-mail: pda@energy.aau.dk

Abstract- This paper investigates the influence of power converter impedance for below 150 kHz frequency range from power quality and EMI performance perspectives. Moreover, feasible solutions to maintain the performance of the power converter are analyzed. For this purpose, the analytical closed loop impedance model of a single-phase PFC converter is derived. Then, a suitable experimental impedance measurement approach and hardware requirement is proposed and the derived closed loop impedance model is validated experimentally at different operating conditions and control bandwidth. The investigations are performed based on different control, filter configurations and operating conditions.

I. INTRODUCTION

Over the years, many studies have been devoted to EMI (Electromagnetic Interference) analysis and modeling of power electronic converters. So far, all the prior-art investigations are dedicated to frequency ranges above 150 kHz as this range is well covered with multitude standards. However, there are no general emission standards for below 150 kHz frequency range (i.e., low frequency EMI). Recently, the number of reported disturbances caused by this emission range is growing. This is due to the extensive penetration of the power electronic converters and Mains Communication Systems (MCS) owing to their technological advancement and significant market price reduction, which has increased the harmonic emission interferences within this frequency range [1]-[7]. Currently, Working Group (WG) 8 and joint working group (JWG) 6 of the IEC Technical Committee 77A (TC77A) is specifically charged with developing consensus compatibility and emission levels in the 2 kHz–150 kHz frequency range.

One of the important issues in this low frequency EMI range, besides the power converter generated emission from pulse width modulation (PWM), is the converter impedance behavior which can cause interaction with new filtering requirement, grid side impedance and even shunt/attenuate the communication signals sent over the power lines [3]. Therefore, there is a need to analyze and study the converter impedance behavior within the 0-150 kHz frequency range. Notably, for below 150 kHz frequency range, the converter impedance behavior is not only dominated by the passive and parasitic components but it is in combination with the power converter closed loop impedance behavior as well. This further highlights the necessity of studying the converter impedance characteristic within this frequency range as it requires synergy between control and EMI design point of views.

This paper investigates the influence of power converter impedance for below 150 kHz frequency range and the effect of the controller parameters and compensation methods. It is shown that depending on the selected control structure, bandwidth and power level the converter impedance behavior changes which may introduce adverse effect by shunting emissions/signal within 2-150 kHz frequency range. For this purpose, a single-phase boost power factor correction (PFC) converter is selected.

II. CURRENT CONTROL LOOP STABILITY

A PFC converter schematic along with the closed loop control block diagram are shown in Fig. 1. The current control loop stability is not a new topic and has been discussed in literature. In order to emphasize on the importance of sampling frequency on stability and impedance of the converter, the control loop transfer functions are developed. Following Fig. 1(b), one can derive the current closed loop transfer function as below:

\[ G_{cl}(s) = \frac{G_{opt}(s)}{1 + G_{cl}(s)G_{opt}(s)} \]  (1)

Here \( G_{cl} \) and \( G_{opt} \) represents the current controller and open loop transfer functions respectively. The effect of the \( G_{LPP} \) (here \( G_{LPP} = 1 \)) and input voltage feedforward (\( k = 0 \)) are neglected here as their effect will be discussed in the next section.

By including the controller and finding the \( G_{cl} \) transfer function, \( G_{cl} \) can be expanded through (2) – (4).

\[ G_{cl}(s) = k_{pp} + \frac{k_{pp}}{s} \]  (2)

\[ G_{cl}(s) = \frac{2U_{dc}(1+0.5R_{load}C_{dc}s)}{R_{load}(1-D)^{2} + Ls + R_{load}L_{dc}s^{2}} = \frac{U_{dc}}{Ls} \]  (3)

\[ G_{cl}(s) = \frac{k_{pp}U_{dc} + k_{pp}U_{dc}}{Ls} \]  (4)

Although the control system is not a true low-pass second order system due to the presence of the open loop zero, the parameters \( \zeta \) and \( \omega_n \) as defined in the second order system open loop transfer function (i.e., \( G_{cl} \)) shown below can be used to estimate the response of the control system.
By comparing (4) and (5) the current loop control parameters can be found as:

$$k_p = \frac{2 \xi \omega_n L}{U_{dc}}, \quad k_i = \frac{\omega_n^2 L}{U_{dc}}$$

The controller bandwidth (BW) can be calculated as:

$$\frac{2 \omega_n + \omega_n^2}{s^2} = 1 + \frac{s j \omega_{BW}}{s} \rightarrow \omega_{BW} = 2.0582 \omega_n = k_{BW} \omega_n \quad (7)$$

By substituting $\omega_n$ from (7) into (6) and assuming $\xi = 1$, the PI (proportional-integral) parameters can be calculated based on the controller bandwidth:

$$k_{pi} = \frac{2 \omega_n L}{k_{BW} U_{dc}}, \quad k_i = \frac{\omega_n^2 L}{k_{BW} U_{dc}}$$

As it is illustrated in Fig. 1(b), in order to analysis the controller stability, the PWM and calculation delay (i.e., $G_d(s)$) need to be included. Therefore, by including $G_d(s)$ and considering (1) and (5), $G_{opi,new}(s)$ can be defined as:

$$G_{opi,new}(s) = \frac{2 \omega_n + \omega_n^2}{s^2} \frac{e^{-j \omega_{BW} T_d}}{G_d(s)}$$

In order to satisfy the stability criterion, the phase angle of the open-loop gain $G_{opi,new}(s)$ at the crossover frequency (i.e., $\omega_{BW} = 2 \pi f_c$) must be smaller than $-\pi$.

$$G_{opi,new}(j \omega_{BW}) = \left( \frac{-2 j}{k_{BW}^2} \right) e^{-j \omega_{BW} T_d}$$

Following (10) the controller bandwidth can be calculated based on the desired phase margin $\phi_{PM}$:

$$\angle G_{opi,new}(s) = \left( -0.5759 \pi - \omega_{BW} T_d \right) = -\pi + \phi_{PM}$$

Conventionally, the sampling time and the switching frequency are set together in the controller. Following [8] the total delay caused by the triangular PWM and calculation time under single update mode can be considered as $T_d = 1.5 T_s$, where $T_s$ is the sampling time. It is common to consider $45^\circ$ phase margin for the inner current control loop to ensure suitable stability margin:

$$-0.5759 \pi - \omega_{BW} \frac{3 \pi}{4} = -\pi + \frac{\phi_{PM}}{T_s = 1.5 T_s}$$

$$\frac{\phi_{PM}}{T_s = 1.5 T_s}$$
If double update sampling is selected $T_d = 0.75T_s$, the bandwidth is extended by a factor of 2 comparing to (12):

$$
T_{BW} = \frac{0.75 T_{BW_s}}{1 + \frac{\omega_m}{\omega_c}} = \frac{0.75 T_{BW_s}}{1 + \frac{\pi \omega_m}{4 \omega_c}} = 0.1161 \omega_c, (13)
$$

Equations (12) and (13) clearly show the effect of the switching frequency on the controller bandwidth.

To investigate the effect of the controller bandwidth on the performance of the single-switch boost PFC converter, the total harmonic current distortion (THDi) and converter impedance at 50 Hz are examined under continuous conduction mode (CCM) operation as shown in Fig. 2. As it can be seen at low sampling frequency which the controller corner frequency ($f_c$) is limited to about 1 kHz the THDi is quite high and the converter impedance at 50 Hz is away resistive behavior. Increasing the sampling frequency significantly improve the THDi and resistive behavior while achieving acceptable phase margin.

Since the switching/sampling frequency is always limited and considering the adverse effect of low bandwidth current controller on the converter power factor and impedance other approaches need to be utilized to obtain good performance while keeping the bandwidth of the controller within an acceptable phase margin.

III. CLOSED LOOP INPUT IMPEDANCE MODELING

To understand the effect of the system parameters on the power converter impedance and later investigate their influence in the frequency range below 150 kHz the impedance model of the PFC converter needs to be derived analytically.

A. Large Signal Modeling

In [9] the closed input impedance model of a PFC converter is developed based on using large signal modeling approach. However, the effect of the sampling delay was not considered. Fig. 3 illustrates the equivalent block diagram of boost single-phase PFC converter representing is high-frequency dynamics including sampling delay effect.

Here, $U_{in}$ is the peak amplitude of the modulation signal (typically 1), $R_s$ is the current sensor gain and $g$ is a constant defined as $g = P_{in}/U_{in}^2$ where $P_{in}$ is the input power and $U_{in}$ is the input voltage RMS value.

B. PFC Performance Enhancement

In order to enhance the zero-crossing distortion of PFC converter two compensation approaches are introduced [9], [10]. Both methods are based on phase lead compensation in order to achieve zero phase angle in the converter input impedance at low frequency range. The first approach as illustrated in Fig. 1(b) utilizes low pass filter (LPF). Applying LPF [9], (14) can be updated as below:

$$
Z_{I, conv} = \frac{sL + \frac{R}{U_{in}} (U_m G_a G_d)}{1 + \frac{1}{U_{in}} (g U_m G_a G_d)} = \frac{sL + \frac{R}{U_{in}} (U_m G_a G_d)}{1 + \frac{1}{U_{in}} (g U_m G_a G_d)}, (15)
$$

In the second approach the compensation is based on input voltage feedforward [10]. Applying the input voltage feedforward following Fig. 1(b) the input closed loop admittance can be calculated as below:

$$
Y_{I, conv}(s) = \frac{g U_m G_{a, new}}{1 + G_{a, new} G_{d, new}} + \frac{\frac{1}{sL} G_d}{1 + \frac{1}{sL} G_{a, new}} - \frac{k \left( \frac{U_m}{sL} \right)}{1 + \frac{1}{sL} G_{a, new}}, (17)
$$

By selecting $k = 1/U_{in}$, $Y_{I, conv}(s)$ effect would be ideally cancelled out resulting in a resistive behavior, however this effect is valid until $G_d$ effect is negligible.

Finally, the effect of EMI filter impedance need to be included into the developed $Z_{I, conv}$ models following Middle
Brook extra element theorem [12] following Fig.1(a) as:

\[
Z_i(s) = \frac{1 + \frac{Z_{oF\infty}}{Z_{oF\infty} \mid s \to \infty}}{1 + \frac{1}{Z_{oF\infty} \mid s \to \infty}}
\]  

(18)

- \(Z_{oF\infty}\): EMI filter output impedance with input port open
- \(Z_{oF\infty} \mid s \to \infty\): EMI filter output impedance with input port shorted
- \(Z_{i,cnv}\): Power converter closed loop input impedance
- \(Z_{i,F\infty}\): EMI filter input impedance with output port open

IV. IMPEDANCE ANALYSIS

In order to understand the effect of compensation methods, Table I shows the parameters of the system. Regarding the EMI filter, \(L_{DM} = 180 \mu H\), \(C_{DM} = 1.4 \mu F\) and \(R_d = 11 \Omega\) are selected. Fig. 4 illustrates the closed loop input impedance model of PFC converter based on (14), (15) and (17) analytical models. As it can be seen the compensation methods are quite effective (see Fig. 4) in improving the low frequency phase response making it close to resistive behavior while a limited bandwidth is utilized. However, there is a big difference in the impedance response below 9 kHz. This shows that depending on the employed control strategy the converter impedance may shunt emission/signal in this frequency range. Above 9 kHz which is beyond the control bandwidth it is the boost inductor \(L\) and EMI filter which are dominating the impedance behavior.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>(U_h)</td>
<td>Grid phase voltage</td>
<td>230 Vrms</td>
</tr>
<tr>
<td>(f_c)</td>
<td>Grid frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>(L)</td>
<td>Boost inductor</td>
<td>1.9 mH</td>
</tr>
<tr>
<td>(C_{dc})</td>
<td>DC link capacitor</td>
<td>500 (\mu F)</td>
</tr>
<tr>
<td>(U_{dc})</td>
<td>Output voltage</td>
<td>400 Vdc</td>
</tr>
</tbody>
</table>

![Fig. 4. Effect of phase lead compensation on closed input impedance of PFC converter at 1 kW with \(f_i = 40\) kHz, with single update sampling and \(f_c = 2320\) Hz.](image_url)

Fig. 5 shows the influence of control bandwidth and variation of the output power level on the input impedance. Here the magnitudes are intentionally shown in dB in order to better understand the damping effect of the converter impedance. As it can be seen up to 10 dB difference is achievable based on the selected control parameters and the loading conditions. The changes of the output power affect the input impedance since according to Fig. 3 the reference current is dependent on the input phase voltage.

V. EXPERIMENT

In order to validate the developed analytical models, the closed loop impedance of the power converter need to be measured experimentally. Fig. 6 shows the hardware setup employed for perturbation. Here a voltage injection method is selected using an injection transformer in series with the source voltage. For the perturbation signal a multi-tone signal is selected [11], [13] with 46 frequency points (i.e., \(N_{tones} = 46\)) covering up to 150 kHz frequency range. The multi-tone signal is analytically described with the following expression:

\[
S_{multi\text{-}tone}(t) = \sqrt{\frac{2}{N_{tones}}} \sum_{k=1}^{N_{tones}} \sin(\omega_t t + \theta_k)
\]

\[
\omega_t = 2\pi f_b, \quad \theta_k = \frac{\pi (k - 1)^2}{N_{tones}}
\]

(19)

Notably, in order to prevent from possible interactions with the PFC controller the base frequency \(f_b\) is selected as 53 Hz. Fig. 7 shows the time domain and spectrum of the injected multi-tone signal.
As it can be seen from Fig. 7, more frequency points are injected at higher frequencies in order to better capture the existing resonances in the input impedance.

Fig. 8 illustrates a flow-chart diagram on how the input current and voltages are captured using an oscilloscope and the obtained input impedance in the frequency domain using MATLAB FFT function.

In order to validate the developed closed impedance model, the input impedance of the PFC converter was first measured without any EMI filter. As it is shown in Fig. 9 the obtained experimental measurement has an excellent agreement with the analytical model in (15). As it is expected beyond the bandwidth of the controller the boost inductor $L$ dominates the impedance behavior as the impedance increases and its phase reaches to +90 degrees.

To investigate the accuracy of the model a film capacitor $C_{DM} = 1.4 \ \mu F$ was placed in front of the PFC converter. Fig. 10 presents the obtained experimental results versus the analytical model in (15) which the $C_{DM}$ impedance is included into the model.
As it can be seen from Fig. 10, after the resonance frequency the capacitor $C_{DM}$ dominates the impedance behavior as the impedance starts dropping and the phase goes to -90 degrees.

To further validate the accuracy of the developed analytical model in (15), two more experimental measurements including the EMI filter were conducted. Fig. 11 shows the obtained comparative results when the EMI filter as shown in Fig. 1(a) is placed in front of the PFC converter. As explained in (18), applying Middle Brook theorem the effect of the EMI filter is included into the impedance model. As it can be seen, due to the filtering effect of EMI filter the obtained experimental results frequency points matches the analytical model perfectly comparing with the two previous case studies. Here the EMI filter inductance dominates the impedance behavior at higher frequencies.

Finally, to validate the control parameters effect, the PI parameters have changed by increasing the controller bandwidth. As it is shown in Fig. 12, the analytical model accurately reflects the impedance behavior of the experimental setup.

VI. CONCLUSION

This paper revisited the effect of current controller on the PFC converter input impedance response. Analytical models of the PFC converter input closed loop impedance are developed including the digital control delay, low-pass filter and phase lead compensation. The investigations are focused on below 150 kHz frequency range as considering the new coming standards it is important to understand how the impedance of the power converter can be reshaped in order to avoid its adverse effect on the emission/signals within this frequency range. Furthermore, an experimental measurement setup was developed to validate the input impedance model of the PFC converter. The proposed approach can be applied to any power converter which facilitate to evaluate the power converter impedance behavior.

For future study, the impedance behavior of other common topologies such as three-phase PWM rectifier and voltage source inverter need to be investigated. Furthermore, studying the common mode impedance of the converter besides its differential model impedance would help to get better insight to the converter impedance behavior and its effect of the power converter EMI performance.

REFERENCES

[3] “Power electronics systems and equipment - operation conditions and characteristics of active infeed converter
(AIC) applications including design recommendations for their emission values below 150 kHz,” IEC TS 62578, 2015.


