## Aalborg Universitet

## AALBORG UNIVERSITY

# Single-Phase Step-Up Switched-Capacitor-Based Multilevel Inverter Topology with SHEPWM 

Siddique, Marif Daula; Mekhilef, Saad; Padmanaban, Sanjeevikumar; Memon, Mudasir Ahmed; Kumar, Chandan<br>Published in:<br>IEEE Transactions on Industry Applications

DOI (link to publication from Publisher):
10.1109/TIA.2020.3002182

Publication date:
2021

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):
Siddique, M. D., Mekhilef, S., Padmanaban, S., Memon, M. A., \& Kumar, C. (2021). Single-Phase Step-Up
Switched-Capacitor-Based Multilevel Inverter Topology with SHEPWM. IEEE Transactions on Industry
Applications, 57(3), 3107-3119. Article 9115836. https://doi.org/10.1109/TIA.2020.3002182

## General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -


# Single Phase Step-up Switched-Capacitor Based Multilevel Inverter Topology with SHEPWM 

Marif Daula Siddique ${ }^{1}$, Student Member, IEEE, Saad Mekhilef ${ }^{2,3, *}$ Senior Member, IEEE, Sanjeevikumar Padmanaban ${ }^{4}$, Senior Member, IEEE, Mudasir Ahmed Memon ${ }^{2}$, and Chandan Kumar ${ }^{5}$, Senior Member, IEEE<br>${ }^{1}$ Department of Electrical Engineering, Qatar University, Doha, Qatar<br>${ }^{2}$ Power Electronics and Renewable Energy Research Laboratory, Department of Electrical Engineering, University of Malaya, 50603 Kuala Lumpur, Malaysia<br>${ }^{3}$ School of Software and Electrical Engineering, Swinburne University of Technology, Melbourne, Victoria, Australia<br>${ }^{4}$ Department of Energy Technology, Aalborg University, Esbjerg, Denmark<br>${ }^{5}$ Department of Electronics and Electrical Engineering, IIT Guwahati, India Corresponding Author: Saad Mekhilef (saad@.um.edu.my)


#### Abstract

Multilevel inverter (MLI) topologies play a crucial role in the dc-ac power conversion due to their high-quality performance and efficiency. This paper aims to propose a new switched-capacitor based boost multilevel inverter topology (SCMLI). The proposed topology consists of nine power semiconductor switches with one dc voltage source and two capacitors, capable of generating a nine-level output voltage waveform with twice voltage gain. With the addition of two switches, the proposed topology can be used for higher voltage gain applications. Other features of the proposed topology include self-voltage balancing of capacitors, parallel operation of capacitors, lower voltage stress across the switches, along with inherent polarity changing capability. To obtain the high-quality output waveform, selective harmonic elimination pulse width modulation (SHEPWM) technique is applied. In this technique, the detrimental low-order harmonics can easily be regulated and eliminated from the output voltage of MLI. The proposed topology is compared with the recently introduced SCMLI topologies considering various parameters to set the benchmark of the proposed topology. The performance of the proposed MLI is investigated through various experimental results using a laboratory prototype setup.


Index Terms-Multilevel inverter, switched-capacitor, SHEPWM, boost topology, reduce switch count.

## I. InTRODUCTION

The importance of multilevel inverters (MLIs) has been on the rise owing to their increased industrial applications demand. MLIs enhance the performance of renewable energy systems, unified power flow controllers, and electric vehicles. MLIs can achieve output voltage waveform in a staircase manner with reduced distortion thus enhancing the power quality. The staircase output voltage is obtained by intelligent switching of dc-link voltages and the semiconductor switches. MLIs have some added advantages over conventional twolevel inverters such as reduced total harmonic distortion (THD), lower blocking voltage ratings and $d v / d t$ rating of switching devices and reduced output filter size [1]-[3]. In the first place, three classical structures of MLIs have been mentioned in the literature. They can be classified as DiodeClamped MLIs (DC-MLIs), Flying-Capacitor MLIs (FCMLIs) and Cascaded H-bridge (CHB-MLIs). Nevertheless,
conventional MLIs have a wide range of advantages over the two-level inverters. However, each of the three MLIs suffers from similar as well as different limitations. Some of the limitations include increased switch count, large number of dclink voltage sources and capacitor banks [4]-[9].

Multilevel inverters can be broadly categorized as symmetrical and asymmetrical, depending on the amplitudes of the dc voltage source. The asymmetrical MLI produces a higher number of levels at the output while using the same number of components and dc voltage sources as compared to its symmetrical counterpart. Nevertheless, asymmetrical MLI topologies require several isolated dc voltage sources with different magnitudes, making them impractical.

The advancement of topologies for the multilevel output has a significant focus on the reduction of the number of components. The availability of dc voltage sources has been a critical concern for these topologies. Therefore, the dc voltage sources have been replaced by capacitors to create different levels of the input supply. Research-based on single dc voltage source multilevel inverter topologies is gaining further popularity due to its practicability. One such category of multilevel inverters has been the switched-capacitor (SC) based topologies with step-up capabilities. The SC-based MLI topologies produce a higher number of levels at the output while reducing the number of dc power supplies. Capacitors along with power semiconductor devices mitigate the concerns on the power supplies. SC-based topology has found to be well suited for various applications due to its simple structure and practical approach. More recently, several novel MLIs have been presented by researchers with reduced component counts, namely, the required number of power switches, dc power supplies, gate drivers, etc [10]-[13].

The staircase output voltage waveform can be generated from the series and parallel combinations of the input dc voltage source and capacitors with self-voltage balancing competences. Several seven-level topologies have been proposed in [14]-[20] with a voltage gain of 1.5. In these topologies except [20], the number of capacitors is three, whereas in [20], four capacitors are used for seven-level output
voltage. These topology fails to attain the peak voltage equal to the sum of all capacitor voltages. Furthermore, the loading stress on the capacitors is of different levels, making the voltage balancing more complex. The higher number of capacitors increases the overall cost and losses of the topology. To increase the utilization of the capacitors, some high gain topologies have been proposed in [21]-[25], however, the higher voltage gain is achieved by using a higher number of components.
A cascaded switched capacitor MLI topology has been proposed in [26]. The topology has been based on the series /parallel units of a switched capacitor. An H-bridge has been used to produce an ac voltage across the load. In the cascade connection, the required number of isolated dc voltage sources is high, making the topology unrealistic. Another topology based on the SC concept has been presented in [27], which generates nine levels at the output while employing 12 power semiconductor switches with a voltage gain of two. Furthermore, the topologies suggested in [28]-[30] requires a higher switch count.

A topology based on the cross-connected module proposed in [31] requires a higher voltage rating of switches, as the cross-connected switches will have to block twice its input voltage. Furthermore, this topology has a peak voltage equal to the addition of capacitor voltages without including the dc input voltage. If the dc voltage source has been included in the output levels, the resulted voltage levels will be smooth. A new step-up switched capacitor has been suggested in [32]. The recommended topology requires a different set of capacitors which has to be used in both positive and negative levels with different voltage ratings. In [33], a new single-phase topology has been presented based on the switched capacitor. The SC section of the topology generates unipolar voltage and an H bridge is used to convert the unipolar to bipolar. Use of $\mathrm{H}-$ bridge increases the voltage stress which limits its application in high voltage. A K-Type MLI topology based on SC has been suggested in [34]. This topology uses two dc voltage sources with two capacitors to generate 13 levels at the output with the help of 14 switches. Out of 13 levels, the discharging of capacitors occurred in three levels whereas the charging takes place only in the zero states of the output voltage. This results in unbalanced capacitor voltages. Furthermore, topologies suggested in [35]-[37] lacks the boosting ability.

This paper proposed a new configuration of the SC-based multilevel inverter topology which can produce nine-level output voltage along with boosting capability of the input dc voltage source and self-voltage balancing. The SHEPWM control technique is applied to obtain a high-quality output waveform. This is an offline technique used to calculate the optimized switching angles for each modulation index and store in memory as a lookup table. This paper has been structured as: Section II explains the proposed topology with the mathematical formulation. Section III describes the SHEPWM used for the proposed topology. Section IV gives the power loss analysis of the proposed topology, and Section V demonstrates the comparative analysis of the proposed topology with other similar topologies. Section VI presented
the different experimental results of the proposed topology with different considerations. This paper ends with the conclusion given in Section VII.

## II. Proposed Topology

## A. Circuit Description of the Proposed nine-level (9L) Topology

The circuit assembly of the proposed single-phase step-up multilevel inverter topology is shown in Fig. 1 and has been named as [P1]. The assembly of the proposed topology consists of one dc voltage source with magnitude $\mathrm{V}_{\mathrm{dc}}$ along with two series-connected capacitors. Nine unidirectional switches along with two power diodes are used to connected dc voltage source $\mathrm{V}_{\mathrm{dc}}$, capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ have the same magnitude and load in a different arrangement. Out of nine switches, two have a series connected diode, and the remaining have the diodes in anti-parallel configurations. Two capacitors are used to split the dc voltage sources into equal halves to create different voltage levels. Furthermore, the voltage across both capacitors can be connected in additive polarity with the dc voltage source to boost the output voltage across the load. The proposed topology can produce nine levels (four positive levels, four negative levels, and zero) across the load.


Fig. 1: Proposed switched-capacitor based boost multilevel inverter topology with 9L operation [P1]

## B. Operating Principle

The different switching states of the proposed topology with the charging and discharging of both capacitors are presented in Table 1.

Table I
SWITCHING STATES FOR THE PROPOSED TOPOLOGY WITH 9L OPERATION [P1]

| Voltage State | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{8}$ | $\mathrm{~S}_{9}$ | $\mathrm{~V}_{\mathrm{o}}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[+4]$ | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $2 \mathrm{~V}_{\mathrm{dc}}$ | D | D |
| $[+3]$ | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $1.5 \mathrm{~V}_{\mathrm{dc}}$ | D | D |
| $[+2]$ | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{~V}_{\mathrm{dc}}$ | C | C |
| $[+1]$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $0.5 \mathrm{~V}_{\mathrm{dc}}$ | D | D |
| $[+0]$ | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | zero | C | C |
| $[-0]$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |  |  |  |
| $[-1]$ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $-0.5 \mathrm{~V}_{\mathrm{dc}}$ | D | D |
| $[-2]$ | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | $-\mathrm{V}_{\mathrm{dc}}$ | C | C |
| $[-3]$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $-1.5 \mathrm{~V}_{\mathrm{dc}}$ | D | D |
| $[-4]$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | $-2 \mathrm{~V}_{\mathrm{dc}}$ | D | D |

Notations: $0 / 1=\mathrm{OFF} / \mathrm{ON}$ state of the switch, $-=$ no change in capacitor voltage, $\mathrm{C}=$ charging of capacitor, $\mathrm{D}=$ discharging of capacitor

Fig. 2 (a)-(j) shows the different switching combinations of the proposed topology in one fundamental cycle. The explanations

(b) Voltage State $[+1]$

(c) Voltage State $[+2]$

(d) Voltage State [+3]

(e) Voltage State [+4]

Fig. 2: Different voltage states of the proposed topology with 9L operation
of each level in the positive cycle are given below.
i. Zero Voltage State $[+0]$ : Fig. 2 (a) shows the

(f) Voltage State [-0]

(g) Voltage State [-1]

(h) Voltage State [-2]

(i) Voltage State [-3]

(j) Voltage State [-4]
switching diagram for the zero voltage across the load. In this state, both capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are charged and both capacitors attend a voltage level equal to half of the supply voltage $\mathrm{V}_{\mathrm{dc}}$ as both capacitors are directly connected to the dc voltage source $\mathrm{V}_{\mathrm{dc}}$, i.e. $\mathrm{V}_{\mathrm{o}}=0, \mathrm{~V}_{\mathrm{Cl}}=0.5 \mathrm{~V}_{\mathrm{dc}}$, and $\mathrm{V}_{\mathrm{C} 2}=0.5 \mathrm{~V}_{\mathrm{dc}}$. $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$ are the capacitor voltages of $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ respectively.
ii. First Voltage State [+1]: Fig. 2 (b) shows the switching diagram of the output voltage with a magnitude of $0.5 \mathrm{~V}_{\text {dc }}$. This voltage level is generated by connecting both capacitors in parallel to the load and the load current is shared by both capacitors. This voltage level is achieved by turning OFF switches $\mathrm{S}_{3}, \mathrm{~S}_{4}$, and $\mathrm{S}_{9}$ and turning ON switch $\mathrm{S}_{5}$.
iii. Second Voltage State [+2]: In this voltage state, the dc voltage source is parallel to the load with two capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$, which results in an output voltage of equal to the dc voltage source $\mathrm{V}_{\mathrm{dc}}$. The capacitors get charged through dc voltage sources. This state is achieved by turning ON switches $\mathrm{S}_{2}-\mathrm{S}_{4}$ and turning OFF switches $\mathrm{S}_{1}$ and $\mathrm{S}_{5}$. This voltage state has been demonstrated in Fig. 2 (c).
iv. $\quad$ Third Voltage State [+3]: From this voltage state as depicted in Fig. 2 (d), the capacitors are used to boost the output voltage across the load. The parallel combination of both capacitors is added with the dc voltage source by turning ON switch $\mathrm{S}_{5}$ and turning OFF switches $\mathrm{S}_{3}, \mathrm{~S}_{4}$ and $\mathrm{S}_{9}$ results in $\mathrm{V}_{\mathrm{o}}=1.5 \mathrm{~V}_{\mathrm{dc}}$.
v. Fourth Voltage State [+4]: As depicted in Fig. 2 (e), in this voltage state, the capacitor voltages $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$ are added with the dc voltage source $\mathrm{V}_{\mathrm{dc}}$ by releasing the energy stored in both capacitors, results in the boost in the output voltage with $\mathrm{V}_{\mathrm{o}}=2 \mathrm{~V}_{\mathrm{dc}}$.
For the negative voltage levels, the mode of operation has been depicted in Fig. 2 (f) - (j). However, the charging and discharging patterns of the capacitors remain the same. Therefore, for one complete cycle, the charging and discharging time for both capacitors become the same. Fig. 3 shows the output voltage with charging and discharging over one complete cycle. $\Delta$ and ${ }_{\text {represents the charging and }}$ discharging of the capacitors and $\square$ gives the idea of power flow from dc voltage source $\mathrm{V}_{\mathrm{dc}}$ to capacitors and load. As


Fig. 3. Capacitors charging and discharging patters in one complete cycle of output voltage.
illustrated in Fig. 3, the pattern of both capacitor voltage is same for a fundamental period of the output voltage. Therefore, the symmetrical operation of both capacitors gives the self-balancing of the capacitor voltage [14].

## C. Modifications in the Proposed Topology

One major issue with the proposed topology is the lacking of the inductive load ability. During the voltage levels of $\pm 0.5 \mathrm{~V}_{\mathrm{dc}}$ and $\pm 1.5 \mathrm{~V}_{\mathrm{dc}}$, the path for the negative current flow is not possible due to the presence of diode in the path. This negative current is due to the highly inductive load connected to the output terminals of the proposed topology. To overcome this problem, either of the diode or both of the didoes, i.e., $\mathrm{D}_{1}$ or $\mathrm{D}_{2}$ can be replaced by a unidirectional switch as shown in Fig. 4 and named as [P2]. According to the change in the topology, the modified switching table is given in Table II.


Fig. 4: Modifications in the proposed topology for inductive load ability with 9L operation [P2]

Table II
SWITCHING STATE FOR THE PROPOSED TOPOLOGY WITH INDUCTIVE LOAD ABILITY WITH 9L OPERATION [P2]

| Voltage <br> State | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{8}$ | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{10}$ | $\mathrm{~V}_{\mathrm{o}}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{2}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[+4]$ | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | $2 \mathrm{~V}_{\mathrm{dc}}$ | D | D |  |
| $[+3]$ | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $1.5 \mathrm{~V}_{\mathrm{dc}}$ | D | D |  |
| $[+2]$ | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | $\mathrm{~V}_{\mathrm{dc}}$ | C | C |  |
| $[+1]$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $0.5 \mathrm{~V}_{\mathrm{dc}}$ | D | D |  |
| $[+0]$ | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |
| $[-0]$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |  | zero | C | C |
| $[-1]$ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $-0.5 \mathrm{~V}_{\mathrm{dc}}$ | D | D |  |
| $[-2]$ | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $-\mathrm{V}_{\mathrm{dc}}$ | C | C |  |
| $[-3]$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $-1.5 \mathrm{~V}_{\mathrm{dc}}$ | D | D |  |
| $[-4]$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $-2 \mathrm{~V}_{\mathrm{dc}}$ | D | D |  |

Table III and IV provides the details of voltage and current stresses of different components of the proposed topology, respectively. As the switches $S_{5}$ and $S_{6}$ are cross-connected switches, the voltage stress is equal to the peak of the output voltage. The remaining switches, i.e., $S_{1}-S_{4}, S_{7}$, and $S_{9}$ are of voltage rating equal to the input voltage. the remaining devices need to block the voltage rating equal to the half of the input voltage. Therefore, the total standing voltage (TSV) which is
the sum of maximum voltage stress of all the devices becomes $11.5 \mathrm{~V}_{\mathrm{dc}}$.

The current rating of the switches is also important. From Table IV, only three switches, i.e., $S_{3}, S_{4}$ and $S_{9}$ are in the charging loop of capacitors, thus they need to carry the charging current with the load current. Therefore, these three switches need to be of higher current rating than other switches.

Table III
Voltage stress ( $\times \mathrm{V}_{\mathrm{dc}}$ ) OF Different DEVICES [ $\mathrm{P}_{1}, \mathrm{P}_{2}$ ]

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{8}$ | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{10} / \mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{~V}_{\mathrm{o}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 0 | 2 | 0 | 1 | 0 | 0.5 | 0.5 | $2 \mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 0.5 | 1 | 0 | 1.5 | 0 | 0.5 | 0.5 | 0 | 0 | $1.5 \mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0.5 | 0.5 | $\mathrm{~V}_{\mathrm{dc}}$ |
| 0 | 1 | 0.5 | 1 | 0 | 1.5 | 0 | 0.5 | 0.5 | 0 | 0 | $0.5 \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0.5 | 0.5 | Zero |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0.5 | 0.5 |  |
| 1 | 0 | 1 | 0.5 | 1.5 | 0 | 0.5 | 0 | 0.5 | 0 | 0 | $-0.5 \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0.5 | 0.5 | $-\mathrm{V}_{\mathrm{dc}}$ |
| 0 | 1 | 1 | 0.5 | 1.5 | 0 | 0.5 | 0 | 0.5 | 0 | 0 | $-1.5 \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | 1 | 1 | 1 | 2 | 0 | 1 | 0 | 0 | 0.5 | 0.5 | $-2 \mathrm{~V}_{\mathrm{dc}}$ |

TAble IV
Current stress of different Devices [ $\mathrm{P}_{1}, \mathrm{P}_{2}$ ]

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{8}$ | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{10} / \mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{~V}_{\mathrm{o}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $I_{o}$ | 0 | 0 | $I_{o}$ | 0 | $I_{o}$ | 0 | $I_{o}$ | 0 | 0 | $2 \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | $I_{o}$ | 0 | 0 | $I_{o}$ | 0 | $I_{o}$ | 0 | 0 | $I_{o}$ | $I_{o}$ | $1.5 \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | $I_{o}$ | $I_{o}+I_{c}$ | $I_{o}+I_{c}$ | 0 | 0 | $I_{o}$ | 0 | $I_{o}+I_{c}$ | 0 | 0 | $\mathrm{~V}_{\mathrm{dc}}$ |
| $I_{o}$ | 0 | 0 | 0 | $I_{o}$ | 0 | $I_{o}$ | 0 | 0 | $I_{o}$ | $I_{o}$ | $0.5 \mathrm{~V}_{\mathrm{dc}}$ |
| $I_{o}$ | 0 | $I_{o}+I_{c}$ | $I_{o}+I_{c}$ | 0 | 0 | $I_{o}$ | 0 | $I_{o}+I_{c}$ | 0 | 0 | $Z \mathrm{Zero}$ |
| 0 | $I_{o}$ | $I_{o}+I_{c}$ | $I_{o}+I_{c}$ | 0 | 0 | 0 | $I_{o}$ | $I_{o}+I_{c}$ | 0 | 0 |  |
| 0 | $I_{o}$ | 0 | 0 | 0 | $I_{o}$ | 0 | $I_{o}$ | 0 | $I_{o}$ | $I_{o}$ | $-0.5 \mathrm{~V}_{\mathrm{dc}}$ |
| $I_{o}$ | 0 | $I_{o}+I_{c}$ | $I_{o}+I_{c}$ | 0 | 0 | 0 | $I_{o}$ | $I_{o}+I_{c}$ | 0 | 0 | $-\mathrm{V}_{\mathrm{dc}}$ |
| $I_{o}$ | 0 | 0 | 0 | 0 | $I_{o}$ | 0 | $I_{o}$ | 0 | $I_{o}$ | $I_{o}$ | $-1.5 \mathrm{~V}_{\mathrm{dc}}$ |
| $I_{o}$ | 0 | 0 | 0 | 0 | $I_{o}$ | 0 | $I_{o}$ | $I_{o}$ | 0 | 0 | $-2 \mathrm{~V}_{\mathrm{dc}}$ |

## D. Configuration of the Proposed Topology for Higher

 Voltage GainThe proposed topology can be operated for higher voltage gain operation. Fig. 5 shows the proposed topology for the seven-level (7L) operation. Both diodes from the proposed 9L topology shown in Fig. 1 has been replaced by the unidirectional switches. The replacement enables the charging of the capacitor up to the voltage equal to the input voltage, i.e., $\mathrm{V}_{\mathrm{dc}}$. With the capacitor voltage of $\mathrm{V}_{\mathrm{dc}}$, the output voltage levels have a magnitude of zero, $\pm \mathrm{V}_{\mathrm{dc}}, \pm 2 \mathrm{~V}_{\mathrm{dc}}$, and $\pm 3 \mathrm{~V}_{\mathrm{dc}}$. The peak magnitude of the output voltage is $3 \mathrm{~V}_{\mathrm{dc}}$ which reflects has a triple voltage gain of the proposed topology with 7 L operation. The switching table for the 7 L operation is given in Table V.

Furthermore, for higher voltage gain and number of levels, the topology shown in Fig. 5 can be extended as shown in Fig.


Fig. 5: High gain configuration of the proposed topology with 7L operation
Table $V$
SWITCHING STATES FOR THE PROPOSED 7L TOPOLOGY [P3]

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{8}$ | $\mathrm{~S}_{9}$ | $\mathrm{~S}_{10}$ | $\mathrm{~S}_{11}$ | $\mathrm{~V}_{\mathrm{o}}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $3 \mathrm{~V}_{\mathrm{dc}}$ | D | D |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $2 \mathrm{~V}_{\mathrm{dc}}$ | D | D |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{~V}_{\mathrm{dc}}$ | C | C |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |  |  |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  | Cero |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | $-\mathrm{V}_{\mathrm{dc}}$ | C | C |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | $-2 \mathrm{~V}_{\mathrm{dc}}$ | D | D |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $-3 \mathrm{~V}_{\mathrm{dc}}$ | D | D |

6. In the extension with $N$ level output voltage, the number of capacitors is added to the switched capacitor module. The voltage rating of all the capacitors is $\mathrm{V}_{\mathrm{dc}}$. The addition of one capacitor is accomplished with the inclusion of three unidirectional switches as shown in Fig. 6. The equations for different parameters for the $N$ level topology are as follows:

$$
\left.\begin{array}{l}
N_{s w}=\frac{1}{2}(3 N+1) \\
N_{c}=\frac{1}{2}(N-3)  \tag{1}\\
G=\frac{1}{2}(N-1) \\
N_{s c}=N-3
\end{array}\right\}
$$

where $N, N_{s w}, N_{c}, G$, and $N_{s c}$ signifies the number of levels, number of switches, number of capacitors, voltage gain and number of switches in the charging loop, respectively.


Fig. 6: High gain configuration of the proposed topology with $N$ level operation

## E. Capacitance Calculation

The proper selection of capacitor value in the SC-MLI is the major challenge in the design of the proposed inverter topology. The optimum selection of capacitor value significantly reduces the ripples in the output voltage. Fig. 3 shows the maximum discharge time (MDT) for the floating capacitor used in the design of the proposed 9L inverter. From the Figure, it is shown that at voltage levels $\pm 1.5 \mathrm{~V}_{\mathrm{dc}}$ and $\pm 2 \mathrm{~V}_{\mathrm{in}}$, the floating capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ is discharged. These two voltage levels are centric at $90^{\circ}$ and $270^{\circ}$ during the positive and negative half-cycle, respectively. For the discharge angle $\theta$, the capacitor discharges from $\left(90^{\circ}-0.5 \theta\right)$ to $\left(90^{\circ}+0.5 \theta\right)$. The capacitance $C$ during the interval of supplied electric change will be calculated using (2).

$$
\begin{equation*}
C_{1}=C_{2}=C=\frac{I_{o, p} \times \cos \left(90^{\circ}-0.5 \theta\right) \times \cos \phi}{\pi \times f \times \Delta V_{C}} \tag{2}
\end{equation*}
$$

where $I_{o, p}, \Delta \mathrm{~V}_{\mathrm{c}}$ and $f$ denote the peak load current, ripple voltage and output frequency respectively. The $\Delta V_{C}$ and $\phi$, denotes the capacitor ripple voltage of the floating capacitor and load power factor angle respectively.

## III. Modulation Technique

The output power quality is essential in the design of an MLI. The preferred output voltage is the waveform which is close to sinusoidal, with lower harmonic content. SHEPWM is a fundamental frequency PWM technique that has been widely used for the elimination of lower order harmonics from the output voltage waveform [38], [39]. The Fourier series of the output voltage waveform can be expressed as

$$
\begin{equation*}
v_{o}(t)=\frac{a_{o}}{2}+\sum_{i=0}^{n} a_{n} \cos \left(\frac{2 \pi n t}{T}\right)+b_{n} \sin \left(\frac{2 \pi n t}{T}\right) \tag{3}
\end{equation*}
$$

where $a_{o}, a_{n}$, and $b_{n}$ represents the dc component, evennumbered harmonics, and odd-numbered harmonics component of the output voltage waveform respectively with $n$ being the harmonic order. The output voltage have quarterwave symmetry, results in $a_{o}, a_{n}$ and sine terms of odd harmonics to attain zero value. Therefore, the equation for the output voltage waveform simplifies to:

$$
\begin{equation*}
v_{o}(t)=\sum_{i=1,3,5, \ldots}^{n} b_{n} \sin \left(n \alpha_{i}\right) \tag{4}
\end{equation*}
$$

For a staircase output voltage, $b_{n}$ can be expressed as

$$
\begin{equation*}
b_{n}=\frac{4 V_{d c}}{n \pi} \sum_{\mathrm{i}=1,3,5, \ldots}^{\mathrm{n}} \cos \left(n \alpha_{i}\right) \tag{5}
\end{equation*}
$$

For the nine-level output voltage waveform as shown in Fig. 3, four switching angles i.e. $\theta_{1}, \theta_{2}, \theta_{3}$, and $\theta_{4}$ are required to be calculated. With four switching angles, three harmonic orders can be eliminated from the output voltage waveform. For the proposed topology, $3^{\text {rd }}, 5^{\text {th }}$, and $7^{\text {th }}$ order harmonics are selected for elimination from the output voltage waveform. In SHEPWM technique, firing angles are calculated using (6) by maintaining the relationship $\left(0<\theta_{1}<\theta_{2}<\theta_{3}<\theta_{4}<\right.$ $\pi / 2$ ).

$$
\left.\begin{array}{c}
m_{a}=\frac{1}{s}\left[\cos \left(\theta_{1}\right)+\cos \left(\theta_{2}\right)+\cos \left(\theta_{3}\right)+\cos \left(\theta_{4}\right)\right] \\
\cos \left(3 \theta_{1}\right)+\cos \left(3 \theta_{2}\right)+\cos \left(3 \theta_{3}\right)+\cos \left(3 \theta_{4}\right)=0  \tag{6}\\
\cos \left(5 \theta_{1}\right)+\cos \left(5 \theta_{2}\right)+\cos \left(5 \theta_{3}\right)+\cos \left(5 \theta_{4}\right)=0 \\
\cos \left(7 \theta_{1}\right)+\cos \left(7 \theta_{2}\right)+\cos \left(7 \theta_{3}\right)+\cos \left(7 \theta_{4}\right)=0
\end{array}\right\}
$$

where $m_{a}$ is given by

$$
\begin{equation*}
m_{a}=\frac{\pi \times V_{D}}{4 \times S \times V_{d c}} \tag{7}
\end{equation*}
$$

Where, $V_{D}$ is the required fundamental voltage, $S$ is the number of switching angles and $V_{d c}$ is the nominal dc voltage. In SHEPWM, feasible solutions that eliminate the undesired lower order harmonics are only available for fewer ranges of modulation index. Therefore, the main objective of the SHEPWM technique is to get the fundamental at the desired level for each modulation index with the additional advantage of eliminating the low order harmonics if suitable solutions exist. For the nine-level inverter, 4 optimized switching angles i.e. $\theta_{1}, \theta_{2}, \theta_{3}$, and $\theta_{4}$ are calculated using the fitness function given in (8) which satisfies the fundamental at the desired level and eliminates the lower-order harmonics. In this paper, optimized switching angles are calculated using particle swarm optimization (PSO) algorithm discussed in [39].

$$
\begin{equation*}
f=\min \left[\left|100 \frac{V_{D}-V_{1}}{V_{D}}\right|^{4}+\sum_{s=2}^{S} \frac{1}{h_{s}}\left|50 \frac{V_{h_{s}}}{V_{1}}\right|^{2}\right] \tag{8}
\end{equation*}
$$

Where $h_{s}$ is the order of particular harmonic e.g. $h_{2}=3$ and $h_{3}=5$, and $V_{1}$ is the fundamental voltage. In PSO, particles are arranged in a ring topology that updates their velocity and position using (9) and (10) respectively.

$$
\begin{align*}
v_{i, j}^{t+1}= & \left(v_{i, j}^{t} \times w^{t+1}\right)+\left[c_{1} \times r_{1 j}^{t} \times\left(P_{\text {Best }, i}^{t}-x_{i, j}^{t}\right)\right] \\
& +\left[c_{2} \times r_{2 j}^{t} \times\left(L_{\text {Best }}-x_{i, j}^{t}\right)\right]  \tag{9}\\
& x_{i, j}^{t+1}=x_{i, j}^{t}+v_{i, j}^{t+1} \tag{10}
\end{align*}
$$

where $L_{\text {Best }}$ is the local best particle among $i+1, i$ and $i-1$, $P_{\text {Best }, i}^{t}$ is the personal best position of particle and $\mathrm{w}^{\mathrm{t}+1}$ is the inertia weight calculated using (11).

$$
\begin{equation*}
\mathrm{w}^{\mathrm{t}+1}=w_{\max }-\left(\frac{w_{\max }-w_{\min }}{Z} \times \text { current iteration }\right) \tag{11}
\end{equation*}
$$

where Z is the total number of iteration.
Table VI contains the values of control parameters selected for the PSO algorithm. Based on the flow chart shown in Fig. 7, the solution for the equations for SHEPWM has been obtained for the modulation index in the range of 0 to 1 at the step size of 0.01 . Fig. 8 (a) and (b) shows the variation of optimized switching angles and the magnitude of harmonics concerning the modulation index. From Fig. 8 (b), it is shown that the PSO algorithm calculates the optimized switching angles that eliminate the undesired lower-order harmonics ( $3^{\text {rd }}, 5^{\text {th, }}$ and $7^{\text {th }}$ )
for some regions of modulation index and achieved the fundamental at the desired level for the whole range of modulation index.

Table VI
Control Parameter Value Selected For PSO

| Symbol | Quantity | Values |
| :---: | :---: | :---: |
| $\mathrm{c}_{1}, \mathrm{c}_{2}$ | Acceleration Coefficient | 2.0 |
| $P$ | Swarm Size | 100 |
| $w_{\min }$ | Minimum inertia | 0.4 |
| $w_{\text {min }}$ | Maximum inertia | 0.9 |
| Iter $_{\text {Pmax }}$ | Maximum number of | 500 |
|  | Iterations | $0<\theta_{1}<\theta_{2}<\theta_{3}<\theta_{4}<\frac{\pi}{2}$ |
| $\beta$ | Initialization of swarm | $0<m_{a} \leq 1$ |
| $m_{a}$ | Modulation Index |  |



Fig. 7: Flowchart for the solution of SHEPWM


Fig. 8: Variation of (a) switching angles and (b) fundamental and harmonic with respect to $\mathrm{m}_{\mathrm{a}}$

## IV. Power Loss Analysis

The power loss analysis of the proposed topology has been accomplished in this section. The total power losses of the SCbased MLI is given in (12) as

$$
\begin{equation*}
P_{l o s s e s}=P_{s w}+P_{c}+P_{\text {ripple }} \tag{12}
\end{equation*}
$$

Where, $P_{s w}, P_{c}$ and $P_{\text {ripple }}$ are switching, conduction, and ripples losses respectively. The $P_{C}$ and $P_{S W}$ losses are due to power semiconductor devices and $P_{\text {ripple }}$ losses occur due to capacitors.

## A. $\quad$ Switching losses $\left(P_{s w}\right)$

The current and voltage overlap each other during the transition of switching state due to the non-ideal behavior of the power switch and cause switching losses. The $P_{s w}$ losses in the SC-MLI can be calculated using (13).

$$
\begin{equation*}
P_{s w}=\left[\sum_{\text {allswitches }} \sum_{\text {within } 1 / f_{o}} \frac{V_{o n} I_{o n} T_{o n}}{6}+\frac{V_{o f f} I_{o f f} T_{o f f}}{6}\right] \times f_{o} \tag{13}
\end{equation*}
$$

Where, $f_{o}$ is the output voltage frequency, $V_{o n}, T_{o n}$, and $I_{o n}$ denote the voltage, time duration and current of a power switch for the ON state period. $V_{\text {off, }} T_{\text {off }}$, and $I_{\text {off }}$ denote voltage, time duration and current of a power switch for the OFF state period.

## B. $\quad$ Conduction Losses $\left(P_{c}\right)$ :

The $P_{c}$ losses of the power switch are calculated using (14)

$$
\begin{equation*}
P_{c}=\sum_{\text {allswitches }} I_{o, s \text { switch }}^{2} R_{o n} \tag{14}
\end{equation*}
$$

Where $R_{o n}$ is the internal resistance of the switch and $I_{o, \text { switch }}$ is the current flow through the power devices in an on-state.

## C. Ripple Losses $\left(P_{\text {ripple }}\right)$

Due to internal resistance of the capacitor that is also known as equivalent series resistance (ESR), the ripple losses or voltage drop $\left(\Delta V_{c}\right)$ appears in the output waveform of SCMLI and calculated using (15).

$$
\begin{equation*}
P_{\text {ripple }}=\frac{f_{s w}}{2} \times C \times \Delta V_{c}^{2} \tag{15}
\end{equation*}
$$

The PLECS software is used to estimate the total power loss with thermal modeling of the component associated with the proposed topology. The efficiency curve of the proposed topology has been depicted in Fig. 9. It is shown that, at the output load range (100-400) W, the efficiency of the proposed inverter is around $98 \%$. Furthermore, the performance of the proposed inverter is also improved at higher loading conditions. At the output power of 1 kW , the efficiency of the proposed inverter is $96.2 \%$.

Furthermore, the power loss distribution of the proposed topology has been illustrated in Fig 10 (a) and (b) for the topologies [P1] and [P2] respectively. The power losses of the switches $S_{3}, S_{4}$ and $S_{9}$ have higher power losses compared to other switches and diodes due to the charging current flow of the capacitors.


Fig. 9: Efficiency curve of the proposed topology [P1] and [P2]


Fig. 10. Power loss distribution with (a) $Z=100 \Omega[P 1]$ and (b) $Z=100 \Omega$ $+200 \mathrm{mH}[\mathrm{P} 2]$

## V. Comparative Study

To judge the usefulness of the proposed topology, a detailed comparison is done with recently proposed similar topologies. For the selection of different topologies used for the comparison, the following criterion has been considered.
(i) Single source configuration
(ii) Boosting ability of the topology
(iii) capacitor voltage equal to or less than the input source voltage
For the comparison, [P1] represents the topology for the resistive load (Fig. 1), [P2] refers to the proposed topology with inductive load capability (Fig. 4) and [P3] represents the proposed topology with the high voltage gain operation. For the comparison, apart from the quantitative comparison, voltage rating of capacitors, the number of switching in the charging loop of the capacitors, $\mathrm{N}_{\mathrm{sc}}$, TSV, number of ON-state conducting devices and cost function (CF) is considered.

Table VII shows the comparison of different topologies. The topologies proposed in [14]-[20] generate seven-level output voltage whereas the other topologies provided in Table VII generate nine-level. The topology suggested in [14]-[19] uses three capacitors and topology of [20] uses four capacitors for seven-level generation, whereas the proposed topology uses only two capacitors. Further, in topologies [14]-[20], the voltage rating of the capacitor is of higher rating whereas the proposed topology requires capacitors with a voltage rating of $0.5 \mathrm{~V}_{\text {dc }}$. The higher voltage rating of capacitors increases the overall cost of the topology. The topologies with higher voltage gains are proposed in [21]-[23], however, with higher voltage gain, these topologies suffer from a higher number of components with their higher voltage ratings. The higher voltage rating of the components increases the overall cost of the topologies.

The proposed topologies [P1] and [P2] along with the topologies suggested in [25]-[28] gives the nine-level output voltage with twice voltage gain. The topology suggested in [27] requires three capacitors with 11 switches. Out of three capacitors, one has a voltage rating equal to the input voltage. The topology proposed in [28] uses the lowest number of switches for nine-level output voltage, however, the voltage stress of the switches have a higher voltage rating.
The number of devices in the charging path of the capacitors $\left(\mathrm{N}_{\mathrm{sc}}\right)$ also determines the performance of the SC-based topologies. These devices need to be of higher current rating and also contributes to higher power losses due to the charging current. From Table VII, the proposed topologies [P1] and [P2] along with topology suggested in [19] have only three devices in the charging loop which is lower compare to all other topologies given in Table VII.

The proposed topology [P3] gives a voltage gain of three along with topologies suggested in [21]-[25]. In terms of component count, the number of devices in the charging loop, and cost, the proposed topology [P3] shows the improvement over other topologies as given in Table VII.

The switching loss of the SC-based MLI is small due to the lower switching frequency and the voltage stress of the switches. Also with sufficient capacitance, the ripple loss can

Table VII
Comparison Table of SC based MLI Topologies with Boosting Ability

| Top | N | $\mathrm{N}_{\text {sw }}$ | $\mathrm{N}_{\mathrm{gd}}$ | $\mathrm{N}_{\mathrm{d}}$ | $\mathrm{N}_{\mathrm{c}}$ | $\mathrm{V}_{\text {CR }}$ |  | $\mathrm{N}_{\mathrm{sc}}$ | G | $\mathrm{TSV}_{\text {p.u. }}$ | TCD |  |  |  |  | CF ( with value of $\alpha$ and $\beta$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $0.5 \mathrm{~V}_{\mathrm{dc}}$ | $\mathrm{V}_{\mathrm{dc}}$ |  |  |  | $\pm 1^{\text {st }}$ | $\pm 2^{\text {nd }}$ | $\pm 3^{\text {rd }}$ | $\pm 4^{\text {th }}$ | TCD ${ }_{\text {avg }}$ | 0.5, 0.5 | 1.0, 1.0 | 1.5, 0.5 | 0.5, 1.5 |
| [14] | 7 | 10 | 8 | 0 | 3 | 2 | 1 | 6 | 1.5 | 5.3 | 3 | 4 | 3 | - | 3.33 | 26.65 | 34.3 | 31.95 | 36.65 |
| [15] | 7 | 9 | 8 | 0 | 3 | 2 | 1 | 4 | 1.5 | 5.3 | 6 | 5 | 5 | - | 5.3 | 26.65 | 37.3 | 31.95 | 42.65 |
| [16] | 7 | 9 | 8 | 0 | 3 | 2 | 1 | 4 | 1.5 | 5.3 | 5 | 4 | 4 | - | 4.3 | 25.15 | 34.3 | 30.45 | 38.15 |
| [17] | 7 | 10 | 9 | 0 | 3 | 2 | 1 | 4 | 1.5 | 6 | 5 | 4 | 5 | - | 4.67 | 27 | 37 | 33 | 41 |
| [18] | 7 | 9 | 8 | 0 | 3 | 2 | 1 | 4 | 1.5 | 5.3 | 5 | 5 | 4 | - | 4.67 | 25.65 | 35.3 | 30.95 | 39.65 |
| [19] | 7 | 9 | 8 | 0 | 3 | 2 | 1 | 3 | 1.5 | 5.67 | 5 | 4 | 4 | - | 4.3 | 24.335 | 33.67 | 30.005 | 37.335 |
| [20] | 7 | 10 | 8 | 0 | 4 | 2 | 2 | 4 | 1.5 | 7.3 | 5 | 4 | 5 | - | 4.67 | 28.65 | 39.3 | 35.95 | 42.65 |
| [21] | 7 | 13 | 13 | 4 | 3 | 0 | 3 | 8 | 3 | 5.67 | 6 | 6 | 6 | - | 6 | 47.335 | 53.67 | 54.005 | 53.335 |
|  | 9 | 17 | 17 | 5 | 4 | 0 | 4 | 12 | 4 | 5.5 | 10 | 9.5 | 8 | 8.5 | 9 | 62.25 | 69.5 | 67.75 | 71.25 |
| [22] | 7 | 14 | 14 | 0 | 2 | 0 | 2 | 6 | 3 | 4.7 | 6 | 6 | 7 | - | 6.33 | 41.516 | 47.033 | 46.216 | 47.85 |
|  | 9 | 17 | 17 | 0 | 3 | 0 | 3 | 9 | 4 | 5.5 | 8 | 8 | 8 | 8 | 8 | 53.75 | 60.5 | 59.25 | 61.75 |
| [24] | 7 | 12 | 11 | 0 | 2 | 0 | 2 | 8 | 3 | 5.3 | 8 | 8 | 6 | - | 7.33 | 39.316 | 45.633 | 44.616 | 46.65 |
| [25] | 7 | 16 | 14 | 0 | 2 | 0 | 2 | 8 | 3 | 5.3 | 10 | 8 | 8 | - | 8.67 | 46.983 | 53.966 | 52.283 | 55.65 |
| [27] | 9 | 12 | 11 | 0 | 2 | 2 | 0 | 4 | 2 | 5.5 | 7 | 6 | 5 | 4 | 5.5 | 34.5 | 40 | 40 | 40 |
| [28] | 9 | 11 | 10 | 0 | 2 | 2 | 0 | 4 | 2 | 5 | 7 | 6 | 6 | 5 | 6 | 32.5 | 38 | 37.5 | 38.5 |
| [29] | 9 | 11 | 10 | 0 | 3 | 2 | 1 | 4 | 2 | 5 | 5 | 6 | 6 | 5 | 5.5 | 33.25 | 38.5 | 38.25 | 38.75 |
| [30] | 9 | 9 | 9 | 2 | 2 | 2 | 0 | 4 | 2 | 6.5 | 5 | 6 | 5 | 4 | 5 | 31.75 | 37.5 | 38.25 | 36.75 |
| [P1] | 9 | 9 | 9 | 2 | 2 | 2 | 0 | 3 | 2 | 5.75 | 5 | 5 | 5 | 4 | 4.75 | 30.25 | 35.5 | 36 | 35 |
| [P2] | 9 | 10 | 10 | 1 | 2 | 2 | 0 | 3 | 2 | 5.75 | 5 | 5 | 5 | 4 | 4.75 | 31.25 | 36.5 | 37 | 36 |
| [P3] | 7 | 11 | 11 | 0 | 2 | 0 | 2 | 4 | 3 | 5.67 | 6 | 5 | 4 | - | 5 | 33.335 | 38.67 | 39.005 | 38.335 |

$\mathrm{N}_{\mathrm{d}} / \mathrm{V}_{\mathrm{CR}}=$ Number of diodes/voltage rating of capacitors, $\mathrm{N}_{\mathrm{sc}}=$ Number of devices in charging loop, $\mathrm{G}=$ voltage gain, $\mathrm{TSV}_{\mathrm{pu}}=$ Total standing voltage in pu,
$\mathrm{TCD}=$ Total conducting devices, $\mathrm{TCD}_{\text {avg }}=$ Average value of TCD
be reduced. The major portion of overall losses for SC-based MLIs is therefore due to the conducting loss. The nine-level topology has four half cycle output levels which are $1^{\text {st }}, 2^{\text {nd }}$, $3^{\text {rd }}$, and $4^{\text {th }}$ voltage levels whereas seven-level topology has three voltage levels. The term total conducting devices (TCD) provides the total number of conducting devices at each voltage level. From Table VII, the proposed topology has the least number of conducting devices during each level for ninelevel output voltage.

To further evaluate the proposed topology, a CF has been defined as described by [26]:

$$
\begin{equation*}
C F=N_{s w}+N_{g d}+N_{C}+N_{d}+N_{S C}+\alpha T S V_{p u}+\beta T C D_{\text {avg }} \tag{16}
\end{equation*}
$$

The term $\mathrm{N}_{\mathrm{sc}}$ has been included in the CF as it reflects the number of switches that need to be of the higher current rating. $\alpha$ and $\beta$ represent the weight coefficients of $\mathrm{TSV}_{\mathrm{pu}}$ and $\mathrm{TCD}_{\text {avg }}$, respectively. The value of $\alpha$ and $\beta$ is different. If the value of $\alpha$ and $\beta$ is selected more than one in general, the $\mathrm{TSV}_{\mathrm{pu}}$ and $\mathrm{TCD}_{\text {avg }}$ are considered important compare to the component count, while if $\alpha$ and $\beta$ are selected less than one, the cost of the switch, capacitor and gate driver circuit dominate the value of $\mathrm{TSV}_{\mathrm{pu}}$ and $\mathrm{TCD}_{\text {avg. }}$. To show the different scenarios of the CF , four different combinations of $\alpha$ and $\beta$ are used and the estimated cost is given in Table VII. The CF value for the
proposed topology has a lower value compared to all ninelevel topologies with all the values of $\alpha$ and $\beta$.

An efficiency comparison for different topologies has also been carried out and illustrated in Fig. 11. The proposed topology has better efficiency compare to other topologies as it uses less number of components with lower voltage rating. Further, the efficiency of the proposed topology is improved due to the lower number of conducting devices. From all these points, the proposed topology provides a better topology for the nine-level output voltage.


Fig. 11: Efficiency comparison for the 9L configuration

## VI. RESULTS AND DISCUSSION

The proposed SC MLI has been tested experimentally to verify the performance under different operating conditions. TOSHIBA IGBT GT50J325 with an antiparallel diode has been used for the development of the proposed topology. A $2200 \mu \mathrm{~F}$ capacitor has been used for splitting the dc voltage sources and boosting the input voltage. The experiment is performed using the dSPACE CP1104 controller for the modulation indexes given in Table VIII. The dSPACE CP1104 controller contains the TMS320F240 slave processor that is responsible for generating the gate pulses for gate drives based on the stored switching angles through digital I/O ports. The control algorithm is made in Simulink/MATLAB and downloaded on a dSPACE CP1104 system which generates the pulses pattern based on the stored firing angles for the gate drive to operate the IGBTs for particular modulation index. The gate drives provide isolation and change the pulse voltages ( 0 and 5 V ) into compatible IGBT driving voltages ( $\pm 15 \mathrm{~V}$ ). Table IX gives the different parameters of the components used in the experimental setup. Fig. 12 shows the prototype of the experimental setup.

Table VIII
SWITCHING ANGLE FOR NINE LEVELS (DEGREE)

| $\boldsymbol{m}_{\boldsymbol{a}}$ | $\boldsymbol{\theta}_{\mathbf{1}}$ | $\boldsymbol{\theta}_{\mathbf{2}}$ | $\boldsymbol{\theta}_{\mathbf{3}}$ | $\boldsymbol{\theta}_{\mathbf{4}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0.45 | 12 | 41.93 | 85.67 | 89.99 |
| 0.65 | 8.66 | 26.82 | 49.57 | 85.96 |
| 0.8 | 0.01 | 24.91 | 35.13 | 60.90 |



Fig. 12: Experimental Setup
Table IX
SPECIFICATIONS OF EXPERIMENTAL SETUP

| Input Voltage | 100 V |
| :--- | :--- |
| Capacitors | $2200 \mu \mathrm{~F}, 450 \mathrm{~V}$ |
| IGBT module | GT 50 J 325 |
| Output frequency | 50 Hz |
| Controller | dSPACE CP 1104 |
| Resistive Load | $100 \Omega$ |
| Inductive Load | 200 mH |

Fig. 13 (a) and (b) show the output voltage waveform for the proposed 9 level topology and its FFT respectively at the modulation index of 0.65 . The output voltage has a peak magnitude of 200 V with a step voltage of 50 V . The FFT of the output voltage has an almost zero value for the $3^{\text {rd }}, 5^{\text {th }}$, and $7^{\text {th }}$ order harmonic which has been selected for elimination using SHEPWM.


Fig. 13: (a) Output voltage waveform and (b) FFT of the output voltage waveform

The proposed topology has also been tested with different loading conditions. Fig. 14 (a) and (b) depict the output voltage and current waveform with load R and series-connected RL load respectively with a frequency of 50 Hz . - In both figures, changes in the modulation index result in changes in the magnitude of the output voltage and current. In Fig. 14 (c), the variation is shown for modulation index 0.80 and 0.65 . The voltage across both the capacitors do not show any significant variations when the modulation index is slightly altered. In Fig. 14 (d) the difference in modulation index is made more significant, between 0.8 and 0.45 . However, this significant change in modulation index does not affect the capacitor voltages $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$, and both remain at 50 V .

Fig. 15 (a) and (b) shows the different parameter of the output quantity. From Fig. 15 (a) and (b), it is clear that as the output power changes from 134.3 W to 266.9 W , the output voltage magnitude and THD remains the same. The equal

(b)

(c)

(d)

Fig. 14: Output voltage and current waveform with (a) R load and (b) series connected RL load, (c) output voltage and current waveform along with capacitor voltages for change of modulation index from 0.8 to 0.65 and (d) 0.8 to 0.45
amount of voltage THD which is $11.75 \%$ with $\mathrm{R}=100 \Omega$ and $11.85 \%$ with $\mathrm{R}=50 \Omega$ reflected the capacitor voltage balancing and is unaffected with the change in output power.

(a)

er $\cdot$ | SET: change it tems

| Urms1 | 115.18 v |
| :--- | :--- |
| Uthd1 | $11.853 \%$ |
| Irms1 | 2.3198 A |
| P1 | 266.94 w |



2018/10/21 17:49:08
(b)

Fig. 15: (a) Different parameters of output with (a) $\mathrm{R}=100 \Omega$ (b) $\mathrm{R}=50 \Omega$ $\left[\mathrm{U}_{\text {rms1 }}=\mathrm{rms}\right.$ value of the output voltage, $\mathrm{U}_{\mathrm{thd1}}=$ THD value of the output voltage, $\mathrm{I}_{\mathrm{rms} 1}=\mathrm{rms}$ value of the output current, $\mathrm{P}_{1}=$ output power]

## VII. CONCLUSION

This article introduces a new single-phase switchedcapacitor based step-up multilevel inverter topology. The proposed topology achieves nine output voltage levels with a single dc voltage source with a boosting factor of 2 . Both polarities are obtainable at the output without using H -bridge, parallel operation of capacitors, lower voltage rating of capacitors, self-voltage balancing of the capacitor voltage with reduced TSV and switch count has been the main feature of the proposed topology. Further, the high gain configuration of the proposed topology has also been discussed. The comparative study with recently proposed SC topologies demonstrates the superiority of the proposed topology. SHEPWM technique has been used for the pulse generation with the removal of dominant lower order harmonics from the output voltage waveform. Lastly, a laboratory prototype was set up to validate the operation of the proposed topology. Various experimental results were obtained to verify the performance of the proposed topology.

## Acknowledgements

The authors would like to thank University of Malaya, Malaysia, for providing financial support under the research grant Impact Oriented Interdisciplinary Research Grant
(IIRG): IIRG011A-2019, and Ministry of Higher Education, Malaysia under Large Research Grant Scheme (LRGS): LR008-2019.

## REFERENCES

[1] H. Akagi, "Multilevel converters: fundamental circuits and systems," Proc. IEEE, vol. 105, no. 11, pp. 2048-2065, 2017.
[2] S. Kouro et al., "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580, 2010.
[3] K. P. Panda, S. S. Lee, and G. Panda, "Reduced switch cascaded multilevel inverter with new selective harmonic elimination control for standalone renewable energy system," IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 7561-7574, Nov.-Dec. 2019.
[4] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped inverters," IEEE Transactions on Industrial Electronics, vol. 57, no. 7. pp. 2219-2230, Jul-2010.
[5] G. A. Saccol, J. C. Giacomini, A. L. Batschauer, and C. Rech, "Comprehensive analysis of single-phase full-bridge asymmetrical flying capacitor inverters," IEEE Trans. Ind. Appl., vol. 55, no. 2, pp. 1775-1786, Mar. 2019.
[6] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: a review," IEEE Trans. Power Electron., vol. 31, no. 1, pp. 135-151, Jan. 2016.
[7] M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, "Optimal design of a new cascaded multilevel inverter topology with reduced switch count," IEEE Access, vol. 7, pp. 24498-24510, 2019.
[8] K. Boora and J. Kumar, "A novel cascaded asymmetrical multilevel inverter with reduced number of switches," IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 7389-7399, Nov.-Dec. 2019.
[9] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, and M. A. Memon, "A new multilevel inverter topology with reduce switch count," IEEE Access, vol. 7, pp. 58584-58594, 2019.
[10] N. Sandeep and U. R. Yaragatti, "Operation and control of an improved hybrid nine-level inverter," IEEE Trans. Ind. Appl., vol. 53, no. 6, pp. 5676-5686, Nov. 2017.
[11] M. Meraj, S. Rahman, A. Iqbal, M. Tariq, K. A. Lodi, and L. BenBrahim, "A new variable frequency control of forty-nine level cascaded packed U-cell voltage source inverter," IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 7537-7548, Nov.-Dec. 2019.
[12] S. Xu, J. Zhang, X. Hu, and Y. Jiang, "A novel hybrid five-level voltage-source converter based on T-Type topology for highefficiency applications," IEEE Trans. Ind. Appl., vol. 53, no. 5, pp. 4730-4743, 2017.
[13] S. S. Lee, K.-B. Lee, I. Mohd Alsofyani, Y. Bak, and J. F. Wong, "Improved switched-capacitor integrated multilevel inverter with a DC source string," IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 73687376, Nov.-Dec. 2019.
[14] J. Liu, X. Zhu, and J. Zeng, "A seven-level inverter with selfbalancing and low-voltage stress," IEEE J. Emerg. Sel. Top. Power Electron., vol. 8, no. 1, pp. 685-696, Mar. 2020.
[15] S. S. Lee, C. S. Lim, Y. P. Siwakoti, and K.-B. Lee, "Hybrid 7-level boost active-neutral-point-clamped (H-7L-B ANPC) inverter," IEEE Trans. Circuits Syst. II Express Briefs, pp. 1-1, Oct. 2019, doi: 10.1109/TCSII.2019.2946860.
[16] J. Zeng, W. Lin, and J. Liu, "Switched-capacitor based active-neutral-point-clamped seven-level inverter with natural balance and boost ability," IEEE Access, vol. 7, pp. 126889-126896, 2019.
[17] M. J. Sathik, N. Sandeep, and F. Blaabjerg, "High gain active neutral point clamped seven-level self-voltage balancing inverter," IEEE Trans. Circuits Syst. II Express Briefs, pp. 1-1, Nov. 2019, doi: 10.1109/TCSII.2019.2955318.
[18] S. S. Lee, Y. Bak, S.-M. Kim, A. Joseph, and K.-B. Lee, "New family of boost switched-capacitor 7-level inverters (BSC7LI)," IEEE Trans. Power Electron., vol. 34, no. 11, pp. 10471-10479, Nov. 2019.
[19] J. Liu, J. Wu, and J. Zeng, "Symmetric/asymmetric hybrid multilevel inverters integrating switched-capacitor techniques," IEEE J. Emerg. Sel. Top. Power Electron., vol. 6, no. 3, pp. 1616-

1626, Sep. 2018.
[20] S. S. Lee and K. B. Lee, "Dual-T-Type seven-level boost active-neutral-point-clamped inverter," IEEE Trans. Power Electron., vol. 34, no. 7, pp. 6031-6035, Jul. 2019.
[21] H. Khounjahan, M. Abapour, and K. Zare, "Switched-capacitor based single source cascaded H-bridge multilevel inverter featuring boosting ability," IEEE Trans. Power Electron., vol. 34, no. 2, pp. 1113-1124, Feb. 2019.
[22] A. Taghvaie, J. Adabi, and M. Rezanejad, "A self-balanced step-up multilevel inverter based on switched-capacitor structure," IEEE Trans. Power Electron., vol. 33, no. 1, pp. 199-209, Jan. 2018.
[23] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion with inductive load," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 878-887, Feb. 2012.
[24] M. D. Siddique, S. Mekhilef, N. M. Shah, J. S. M. Ali, and F. Blaabjerg, "A new switched capacitor 7L inverter with triple voltage gain and low voltage Stress," IEEE Trans. Circuits Syst. II Express Briefs, pp. 1-1, Aug. 2019, doi: 10.1109/TCSII.2019.2932480.
[25] X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du, and Z. Lu, "A single dc source cascaded seven-level inverter integrating switchedcapacitor techniques," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7184-7194, Nov. 2016.
[26] R. Barzegarkhoo, M. Moradzadeh, E. Zamiri, H. Madadi Kojabadi, and F. Blaabjerg, "A new boost switched-capacitor multilevel converter with reduced circuit devices," IEEE Trans. Power Electron., vol. 33, no. 8, pp. 6738-6754, Aug. 2018.
[27] S. S. Lee, "Single-stage switched-capacitor module (S3CM) topology for cascaded multilevel inverter," IEEE Trans. Power Electron., vol. 33, no. 10, pp. 8204-8207, 2018.
[28] J. S. Mohamed Ali and V. Krishnasamy, "Compact switched capacitor multilevel inverter (CSCMLI) with self-voltage balancing and boosting ability," IEEE Trans. Power Electron., vol. 34, no. 5, pp. 4009-4013, May 2019.
[29] M. D. Siddique et al., "A new single phase single switched-capacitor based nine-level boost inverter topology with reduced switch count and voltage Stress," IEEE Access, vol. 7, pp. 174178-174188, 2019.
[30] J. Liu, J. Wu, J. Zeng, and H. Guo, "A novel nine-level inverter with one voltage source and reduced voltage stress as high frequency AC power source," IEEE Trans. Power Electron., vol. 32, no. 4, pp. 2939-2947, 2017.
[31] M. Khenar, A. Taghvaie, J. Adabi, and M. Rezanejad, "Multi-level inverter with combined T-type and cross-connected modules," IET Power Electron., vol. 11, no. 8, pp. 1407-1415, Jul. 2018.
[32] M. Saeedian, M. E. Adabi Firouzjaee, S. M. Hosseini, J. Adabi, and E. Pouresmaeil, "A novel step-up single source multilevel inverter: topology, operating principle and modulation," IEEE Trans. Power Electron., vol. 34, no. 4, pp. 3269-3282, April 2019.
[33] B.-B. Ngo, M.-K. Nguyen, J.-H. Kim, and F. Zare, "Single-phase multilevel inverter based on switched-capacitor structure," IET Power Electron., vol. 11, no. 11, pp. 1858-1865, Sep. 2018.
[34] E. Samadaei, M. Kaviani, and K. Bertilsson, "A 13-levels module (K-Type) with two DC sources for multilevel inverters," IEEE Trans. Ind. Electron., vol. 66, no. 7, pp. 5186-5196, July 2019.
[35] N. Sandeep and U. R. Yaragatti, "A switched-capacitor-based multilevel inverter topology with reduced components," IEEE Trans. Power Electron., vol. 33, no. 7, pp. 5538-5542, 2018.
[36] S. R. Raman, Y. C. Fong, Y. Yuanmao, and K. W. E. Cheng, "Family of multiport switched-capacitor multilevel inverters for high frequency AC power distribution," IEEE Trans. Power Electron., vol. 34, no. 5, pp. 4407-4422, May 2019.
[37] H. Vahedi, P. A. Labbé, and K. Al-Haddad, "Sensor-less five-level packed U-cell (PUC5) inverter operating in stand-alone and gridconnected modes," IEEE Trans. Ind. Informatics, vol. 12, no. 1, pp. 361-370, Feb. 2016.
[38] M. S. A. Dahidah, G. Konstantinou, and V. G. Agelidis, "A review of multilevel selective harmonic elimination pwm: formulations, solving algorithms, implementation and applications," IEEE Trans. Power Electron., vol. 30, no. 8, pp. 4091-4106, 2015.
[39] M. A. Memon, S. Mekhilef, and M. Mubin, "Selective harmonic elimination in multilevel inverter using hybrid APSO algorithm," IET Power Electron., vol. 11, no. 10, pp. 1673-1680, Aug. 2018.


Marif Daula Siddique (S'18) was born in Chhapra, Bihar, India, in 1992. He received the B.Tech and M.Tech degrees in Electrical Engineering from Aligarh Muslim University (AMU) in 2014 and 2016, respectively. He is currently working towards the Ph.D. degree in the Power Electronics and Renewable Energy Research Laboratory (PEARL), Department of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia. He is also currently working as Research Assistant with the Department of Electronic Engineering, Qatar University, Doha, Qatar. He has authored or coauthored more than 20 publications in international journals and conference proceedings. His research interest includes step-up power electronics converters (dc/ac, and dc/dc), multilevel inverter topologies and their control. He is serving as a regular reviewer for various journals of IEEE and IET.


Saad Mekhilef (SM'12) received the bachelor's degree in electrical engineering from the University of Setif, Setif, Algeria, in 1995, and the master's degree in engineering science and the Ph.D. degree in electrical engineering from the University of Malaya, Kuala Lumpur, Malaysia, in 1998 and 2003, respectively. He is currently a Professor and the Director of the Power Electronics and Renewable Energy Research Laboratory with the Department of Electrical Engineering, University of Malaya. He is also currently the Dean of the Faculty of Engineering, University of Malaya. He is also a Distinguished Adjunct Professor with the School of Software and Electrical Engineering, Faculty of Science, Engineering and Technology, Swinburne University of Technology, VIC, Australia. He has authored or coauthored more than 500 publications in international journals and conference proceedings. His current research interests include power converter topologies, control of power converters, renewable energy, and energy efficiency. He is serving as an Editor of Renewable \& Sustainable Energy Reviews, an Associate Editor of IEEE Transactions on Power Electronics, IEEE Open Journal of Industrial Electronics, and Journal of Power Electronics.


Sanjeevikumar Padmanaban (M'12-SM'15) received the bachelor's degree in electrical engineering from the University of Madras, Chennai, India, in 2002, the master's degree (Hons.) in electrical engineering from Pondicherry University, Puducherry, India, in 2006, and the PhD degree in electrical engineering from the University of Bologna, Bologna, Italy, in 2012. He was an Associate Professor with VIT University from 2012 to 2013. In 2013, he joined the National Institute of Technology, India, as a Faculty Member. In 2014, he was invited as a Visiting Researcher at the Department of Electrical Engineering, Qatar University, Doha, Qatar, funded by the Qatar National Research Foundation (Government of Qatar). He continued his research activities with Dublin Institute of Technology, Dublin, Ireland, in 2014.

He was an Associate Professor with the Department of Electrical and Electronics Engineering, University of Johannesburg, Johannesburg, South Africa, from 2016 to 2018. Since 2018, he has been a Faculty Member with the Department of Energy Technology, Aalborg University, Esbjerg, Denmark. He has authored more than 300 scientific papers. S. Padmanaban was the recipient of the Best Paper cum Most Excellence Research Paper Award from IET-SEISCON'13, IET-CEAT'16, IEEE-EECSI'19, IEEECENCON'19 and five best paper awards from ETAEERE'16 sponsored Lecture Notes in Electrical Engineering, Springer book. He is a Fellow of the Institution of Engineers, India, the Institution of Electronics and Telecommunication Engineers, India, and the Institution of Engineering and Technology, U.K. He is an Editor/Associate Editor/Editorial Board for refereed journals, in particular the IEEE SYSTEMS JOURNAL, IEEE Transactions on Industry Applications, IEEE ACCESS, IET Power Electronics, and International Transaction on Electrical Energy Systems,

Wiley, and the Subject Editor for the IET Renewable Power Generation, IET Generation, Transmission and Distribution, and FACTS journal (Canada).


Mudasir Ahmed Memon received the B.E. degree in Electronic Engineering and the M.E. degree in electronic systems engineering from the Mehran University of Engineering and Technology, Jamshoro, Pakistan, in 2008 and 2015, respectively and the Ph.D. degree in Power Electronics from the University of Malaya, Kuala Lumpur, Malaysia in 2019.

He is currently working as Assistant Professor with the Department of Electronic Engineering, Faculty of Engineering and Technology, University of Sindh, Jamshoro. His research interests include multilevel inverters, power quality, and control strategies.


Chandan Kumar (S'13-M'15-SM'19) received the B.Sc. degree from Muzaffarpur Institute of Technology, Muzaffarpur, India, in 2009; the M.Tech. degree from the National Institute of Technology, Trichy, India, in 2011; and the Ph.D. degree from the Indian Institute of Technology Madras, Chennai, India, in 2014, all in electrical engineering.Since 2015, he is working as assistant professor in electronics and electrical engineering department at Indian Institute of Technology Guwahati, India. In 2016-17, he worked as Alexander von Humboldt research fellow at Chair of Power Electronics, University of Kiel, Kiel, Germany. He serves as an Associate Editor of the IEEE Access. His research interests include power electronics application in power system, power quality, and renewable energy.

