

A Unified Capacitor Stress Emulation Method for High-Power Converter Applications

Bo, Yao; Wang, Haoran; Wang, Qian; Wang, Huai

Published in:
I E E Transactions on Power Electronics

DOI (link to publication from Publisher):
[10.1109/TPEL.2023.3268733](https://doi.org/10.1109/TPEL.2023.3268733)

Publication date:
2023

Document Version
Early version, also known as pre-print

[Link to publication from Aalborg University](#)

Citation for published version (APA):
Bo, Y., Wang, H., Wang, Q., & Wang, H. (2023). A Unified Capacitor Stress Emulation Method for High-Power Converter Applications. *I E E Transactions on Power Electronics*, 38(8), 10213-10226.
<https://doi.org/10.1109/TPEL.2023.3268733>

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

A Unified Capacitor Stress Emulation Method for High Power Converter Applications

Bo Yao, *Student Member, IEEE*, Haoran Wang, *Member, IEEE*, Qian Wang, *Member, IEEE*,
and Huai Wang, *Senior Member, IEEE*

Abstract—This paper proposes a unified capacitors stress emulation method, which has two unique test capabilities: 1) concurrent electrical stress emulation to AC capacitors and DC capacitors; 2) different electrical stress levels (including different ripple current, ripple voltage, and DC voltage) can be individually controlled for the testing samples. It preserves the advantages of a recently reported method with a minimum required power supply and is robust to testing sample degradation. This method is suitable for application-oriented stress emulation testing with different types of DC / AC capacitors and multiple electrical stresses in high power converter systems. The circuit architecture and testing ability of this method are presented. Moreover, analytical models are derived to size the key components to realize various testing requirements. Proof-of-concept experimental results are presented to verify the feasibility of the proposed test method.

Index Terms—Stress emulation, DC capacitors, AC capacitors, electrical stresses, high power converter, key components.

I. INTRODUCTION

CAPACITOR is typically a high-failure component in power electronic converter systems and its reliability has become a major focus of attention in recent years [1]. The failure or deterioration of capacitors can lead to a decline in filtering capabilities, which can ultimately lead to the overstressing of components and even the catastrophic failure of the converter system [2]. The realistic stress emulation testing is a significant part of the performance characterization and reliability analysis of capacitors. Through these tests, reliable capacitor parametric models can be developed and design margins can be optimized to ensure the long-term reliability and safety of the system [3].

There are two emerging demands for capacitor testing in high power converter applications. On the one hand, it is desirable to perform application-oriented testing with realistic conditions. For the lifetime model and the accelerated aging model, it is necessary to determine its pending empirical coefficients by comparing multiple realistic stresses [4]. In the Safe Operating Area (SOA) testing, different stress ranges are required to analyze the boundary conditions [5] [6]. On the other hand, it would bring new values if AC and DC




Fig. 1. Stress targets for capacitor stress emulation testing.

capacitors can be concurrently tested with the capability of individual stress control. This can significantly reduce overall test time compared to single stress testing by allowing for concurrent multi-stress control [7] [8]. The testing parameters of the capacitor stress emulation generally include ripple voltage, ripple current, and DC voltage (for DC capacitors) and the environmental conditions (e.g., temperature, humidity, etc.), as shown in Fig 1 [9]. Different ambient temperatures and humidity can be simulated by the climatic chambers [10]. Therefore, performing multiple electrical stresses under realistic conditions is critical for AC and DC capacitor testing in high power converter applications.

Recent studies have made significant efforts toward the capacitor stress emulation, as shown in Table I. In [11], [12], and [13], a voltage source and a current source converter are connected in parallel to apply the DC voltage and ripple current for CUTs (Capacitors Under Testing). However, the scope of testing electrical stresses in those methods is limited by the size of the power supplies. The commercial ripple current testers emulate up to 30~100 V ripple voltage and 10~30 A ripple current for CUTs, but the output ripple power range is restricted to 1k VA [14] [15]. The [16] and [17] use a circuit structure in which a converter is connected in series with CUTs, and the ripple current can be configured according to the converter specifications. Nevertheless, the converter needs to directly withstand the DC voltage component of the CUTs in those methods, which may not be feasible for high-power capacitor testing with thousands of volts of DC voltage. The power converters are used in the voltage sources with the fixed 120 °C three-phase symmetrical voltage in [18] [19]. The ripple voltage and ripple current can be controlled according to the control system, and the DC voltage of the CUTs can be expanded based on the additional DC bias supply.

Manuscript received xx; revised xx; accepted xx.

This paper was presented in part at the IEEE International Power Electronics Conference (IPEC-Himeji ECCE Asia), Himeji, Japan, 15-19 May, 2022.

B. Yao and H. Wang are with the Department of Energy Technology, Aalborg University, 9220 Aalborg, Denmark (e-mail: ybo@energy.aau.dk and hwa@energy.aau.dk).

H. Wang is with Three Gorges Intelligent Industrial Control Technology Corporation Ltd., China (e-mail: wang_haoran@ctg.com.cn).

Q. Wang is with the School of Automation, Wuhan University of Technology, China. (e-mail: qiw@whut.edu.cn).

TABLE I
COMPARISONS OF THE EXISTING TEST METHODS.

Testing ability in existing capacitor stress emulation methods					Applicable field	Electrical stress emulation range	Reference
DC voltage		Ripple current and ripple voltage (pk to pk)					
10V	Single stress	1A	4V	Single stress	Low power Al capacitors	<1kW power	[11]
-	Single stress	10A	1V	Single stress	Low power Al capacitors		[12]
-	Single stress	< 0.1A	600V	Single stress	Low power ceramic capacitors		[13]
500V	Single stress	30A	30V	Single stress	Al capacitors / Ceramic capacitors	1kW~10kW	[14]
5000V	Single stress	30A 10A	30V 100V	Single stress	Medium power film capacitors		[15]
3000V	Single stress	600A	30V	Single stress	Medium power Film capacitors		10kW~100kW
	Single stress	18A	1000V	Single stress	Low power Film capacitors	[17]	
400V	Single stress	80A	150V	Single stress	Al capacitors and medium power film capacitors	[18]	
>3000V	Single stress	>1000A	>1000V	Single stress	High power film capacitors	MW power	[19]
>3000V	Different stress levels (Individually controlled)	>1000A	>1000V	Different stress levels (Individually controlled)	High power film capacitors	MW power	Lack

However, only single electrolytic stresses can be emulated at the same time in those testing methods. Existing methods for emulating realistic high-power capacitor electrical stress have limitations, either being unable to provide the megawatt-level testing requirements in high-power applications [11]-[18] or being able to provide such requirements but with the need for multiple test benches or longer testing time [19].

The authors have published a conference paper [20] that proposes a unified capacitor stress emulation method for concurrently testing DC and AC capacitors. This journal version has the following additional contributions: 1) Auxiliary inductors and bypass capacitors are proposed for the testing circuit, enabling individual control of the voltage and current stresses of multiple capacitor samples, which cannot be achieved by the method in [20]; 2) Analytical models and a design flow are provided which can be used for designing the testing system to fulfill certain specifications; and 3) Extended experimental testing and application scenarios are presented.

The structure of this paper is as follows: Section II presents the concept, circuit architecture, and test abilities of the proposed method; Section III gives the design models and typical testing scenarios; Section IV discusses the experimental verification, followed by the conclusions.

II. PROPOSED STRESS EMULATION METHOD

A. Circuit architecture of the proposed method

The circuit architecture of the proposed method is shown in Fig. 2. It is an extension of the circuit presented in the conference paper [20] by adding an auxiliary inductor module and a bypass capacitor module. Besides the capability to test both DC capacitors and AC capacitors concurrently, the AC voltage, ripple current, and DC bias voltage of the CUTs in different branches can be individually controlled.

1) *Electrical stress generator and controller*: The electrical stress generator 1 is used to apply ripple voltage and ripple current for CUTs. It generates sinusoidal current to the CUTs through the low voltage (LV) power supply U_L and the power stack. The electrical stress generator 2 provides the DC bias voltage if necessary, denoted as the high voltage (HV) power supply U_H , the filter capacitor C_{DCH} , and the stack resistors R_H are included.

In the controller, a three-phase SVPWM (Space Vector Pulse Width Modulation) scheme is used to modulate the

three-phase current with the sinusoidal waveform. This controller can operate in either voltage mode or current mode to control the ripple voltage and ripple current, respectively.

2) *Auxiliary inductor module*: This module enables the individual ripple voltage and ripple current control of the CUTs in different testing branches. The auxiliary inductors provide reactive power that is opposite in phase to the ripple current and voltage for the CUTs, thereby boosting the output ripple voltage and ripple current of the main inductor. By selecting the different inductance of the auxiliary inductors, the individual ripple voltages and ripple currents for the CUTs are provided in different branches. The ripple voltage and ripple current can be maintained in the presence of capacitor degradation in any branch by the closed-loop control.

3) *CUTs module*: The CUTs can be Y- or Δ -connection for AC capacitors, and Y-connection for DC capacitors, with either a single or multiple parallel connections. The required ripple voltage and ripple current of the CUTs are provided by the electrical stress generator 1 and the auxiliary inductor module. For DC capacitor testing, the DC component voltage of the CUTs is provided by the electrical stress generator 2 and bypass capacitor module. The parallel resistors of CUTs R_{test} can serve dual purposes. On one hand, they can be used to discharge the CUTs at the end of the testing process, and on the other hand, they can divide the DC voltage component based on bypass capacitor modules.

4) *Bypass capacitor module*: This module is for provide individual DC-bias control of the DC capacitors in different testing branches. The capacitors and resistors in the circuit are responsible for dividing the output DC voltage of the HV power supply. By selecting specific capacitance C_{byp} for bypass capacitors, it is possible to provide controllable DC voltage components to the CUTs of different branches in the start up stage. The configured parallel resistors R_{byp} can serve dual purposes. On one hand, they can maintain a steady-state DC voltage component, and on the other hand, they can be used to discharge the CUTs at the end of the testing process. Thus, the DC voltage component can maintain a given value at steady-state, despite any changes to the capacitance of the CUTs due to aging [21]. The selection of bypass capacitors and parallel resistors enables the provision of individual DC voltage components to CUTs and ensures that the DC voltage remains constant throughout the testing process.




Fig. 2. Circuit architecture of the unified capacitors stress emulation method.

B. Testing scenarios and the corresponding circuit configurations

Table II shows ten achievable testing scenarios by configuring the circuit architecture shown in Fig. 2. Out of the them, Scenarios 3 to 10 are unique by the proposed method, with Scenario 7 being presented in [20]. Scenarios 3 and 4 support the function of “individual ripple voltage and ripple current”, Scenario 5 supports the function of “individual DC voltage”, and Scenario 7 supports the function of “concurrent AC and DC capacitor testing”. Moreover, Scenario 6 supports both functions of “individual ripple voltage and ripple current” and “individual DC voltage”. Scenario 8 supports both functions of “individual ripple voltage and ripple current” and “concurrent AC and DC capacitor testing”. Scenario 9 supports both functions of “individual DC voltage” and “concurrent AC and DC capacitor testing”. Scenario 10 supports all three functions.

When the single electrical stress is applied in the AC capacitors and DC capacitors testing, the RMS (root mean square) value of ripple voltage U_{ripple} and ripple current I_{ripple} , and the DC voltage component U_{DC} for the DC capacitors of CUTs can be shown as: (Scenario 1, 2, and 7 in Table II)

where U_{line} , I_{AC} , C_{test} , and f_R represent the line RMS voltage between the inductors and CUTs, the AC-side RMS current, the capacitance of the CUTs, and the ripple frequency, respectively. In the DC capacitors testing, U_{HV} and U_{LV} represent the output voltage of the HV power supply and the LV power supply, respectively.

The auxiliary inductors can boost the output ripple voltage and ripple current based on the main inductor. On the AC side, the reactive power of the CUTs Q_C and the auxiliary inductors Q_L can be given as:

$$\begin{cases} Q_C = \frac{I_{ripple}^2}{2\pi f_R \times C_{test}} \\ Q_L = I_{ripple}^2 \times 2\pi f_R \times L_{aux} \end{cases} \quad (2)$$

where L_{aux} is the inductance of the auxiliary inductor in different branches.

When individual ripple current and ripple voltage in different branches are applied to CUTs, the RMS value of ripple current $I_{ripple-i}$ and the RMS value of ripple voltage $U_{ripple-i}$ of the CUTs at the i^{th} branch are given by: (Scenario 3, 4, 6, 8, and 10 in Table II)

$$\begin{cases} U_{ripple} = U_{line} & (\Delta\text{-connection AC capacitors}) \\ U_{ripple} = \frac{1}{\sqrt{3}} U_{line} & (Y\text{-connection AC/DC capacitors}) \\ I_{ripple} = I_{AC} = U_{ripple} \times 2\pi f_R C_{test} \\ U_{DC} = U_{HV} - \frac{1}{2} U_{LV} & (\text{DC capacitors}) \end{cases} \quad (1)$$

$$\begin{cases} I_{ripple-i} = \frac{|Q_C - Q_L|}{U_{ripple-0}} = \frac{U_{ripple-0}}{\left| \frac{1}{2\pi f_R C_{test-i}} - 2\pi f_R L_{aux-i} \right|} \\ U_{ripple-i} = \frac{I_{ripple-i}}{2\pi f_R C_{test-i}} = \frac{U_{ripple-0}}{\left| 1 - 4\pi^2 f_R^2 L_{aux-i} C_{test-i} \right|} \end{cases} \quad (3)$$

TABLE II
TEN TESTING SCENARIOS WHICH CAN BE ACHIEVED BY THE PROPOSED CIRCUIT ARCHITECTURE SHOWN IN FIG. 2.

Testing scenarios	CUTs	Ripple voltage and ripple current	DC voltage	Electrical stress generator 1	Electrical stress generator 2	Auxiliary inductor module	Bypass capacitor module	Can be done by existing methods or new possibilities
1	AC capacitors	Single	-	✓	-	-	-	Existing methods [1]–[19]
2	DC capacitors	Single	Single	✓	✓	-	-	
3	AC capacitors	Individual	-	✓	-	✓	-	
4	DC capacitors	Individual	Single	✓	✓	✓	-	Enabled by the extended ideas proposed in this journal paper
5	DC capacitors	Single	Individual	✓	✓	-	✓	
6	DC capacitors	Individual	Individual	✓	✓	✓	✓	
7	DC + AC capacitors	Single	Single	✓	✓	-	-	[20] (Conference version)
8	DC + AC capacitors	Individual	Single	✓	✓	✓	-	Enabled by the extended ideas proposed in this journal paper
9	DC + AC capacitors	Single	Individual	✓	✓	-	✓	
10	DC + AC capacitors	Individual	Individual	✓	✓	✓	✓	

where U_{ripple_0} represents the output ripple voltage of the main inductor and C_{test_i} represents the capacitance of the CUTs in the i^{th} branch.

In addition, considering that the individual DC voltage in different branches are applied to DC capacitors, the DC voltage components U_{DC_i} of CUTs at the i th branch are given (Scenario 5, 6, 9 and 10 in Table II).

At the start up of the testing (charge the CUTs and the bypass capacitors):

$$U_{DC_i} = \frac{C_{byp_i}}{C_{test_i} + C_{byp_i}} \left(U_{HV} - \frac{1}{2} U_{LV} \right) \quad (4)$$

At the steady state:

$$U_{DC_i} = \frac{R_{test_i}}{R_{test_i} + R_{byp_i}} \left(U_{HV} - \frac{1}{2} U_{LV} \right) \quad (5)$$

where R_{test_i} , R_{byp_i} , C_{byp_i} represents the parallel resistance of CUTs, the parallel resistance of the bypass capacitor, and the capacitance of the bypass capacitor in the i th branch, respectively. The resistance of parallel resistors set to 100 kΩ~1 MΩ. In this state, the parallel resistance is much smaller than the insulation resistance of the film capacitors (typical value: 10³ MΩ~10⁶ MΩ) [22], thus coping with the effects of insulation resistance temperature and aging changes.

III. DESIGN MODELS FOR COMPONENT PARAMETERS

The properly designed components can effectively minimize excessive margins in parameters. The identification of suitable design components for the testing method, based on application-specific testing requirements, is of concern to users. This section quantitatively analyzes the design parameters of the key components in the testing method. The analytical equations derived are universal and can be applied to the electrical stress requirements of different specifications and quantities of the CUTs testing. The presented numerical results in figures are based on a specific design case with the specifications described.

A. Power stack selection

The selection of the power stacks is determined primarily by the output current. When the required output current of

the power stack is larger, the cost and volume of the power stack increase accordingly [23]. When the single ripple current and ripple voltage are applied to CUTs, the RMS value of the required output current for the power stack I_{PS-out} can be expressed as:

$$I_{PS-out} = m U_{rate} \times (2\pi f_R \times C_{test}) \quad (6)$$

where m and U_{rate} represent the ripple voltage acceleration factor and the rate ripple voltage for CUTs.

When the individual ripple current and ripple voltage are applied in different branches, the I_{PS-out} can be given as:

$$I_{PS-out} = \sum_{i=1}^n m_i U_{rate} \times (2\pi f_R \times C_{test_i}) \quad (7)$$

where m_i represent the ripple voltage acceleration factor for CUTs in the i^{th} branch.

As shown in Fig. 3 (a) and (c), the required output current of the power stack with different testing requirements is obtained. The results indicate that when the voltage acceleration factor is 1.4 and the number of CUTs is 9, the current required by the power stack is 375 A at the ripple frequency of 50 Hz. When the ripple frequency is 60 Hz, the required output current of the power stack rises to 450 A in this case.

B. Main inductor and auxiliary inductors design

The selection of the three-phase inductors is determined primarily by the inductance and rated current. When the inductance and the rated current of inductors are larger, the cost and volume of the inductors increase accordingly [24]. The primary function of the inductors is to boost the ripple voltage and ripple current. The main inductor can boost the output voltage of the power stack, and the auxiliary inductors can further boost the output voltage of the main inductor. When the single ripple current and ripple voltage are applied, the required inductance L_{main} and required current I_{L-main} of the main inductor can be given as:

$$\begin{cases} I_{L-main} = m U_{rate} \times (2\pi f_R \times C_{test}) \\ L_{main} = \left(1 - \frac{U_m}{U_{ripple}} \right) \times \frac{1}{4\pi^2 f_R^2 C_{test}} \end{cases} \quad (8)$$




Fig. 3. Selection of power stacks and parameters design of inductors. (1. CUTs parameters: Δ – connection AC capacitors; capacitance of single CUT $C_{test_i} : 75\mu\text{F}$; rate ripple voltage $U_{rate} = 730\text{V}$.) (2. For the power stack and main inductor, the test number means the total number of CUTs in each of the three-phase branches; for the auxiliary inductors, the test number means the number of CUTs in this three-phase branch.) (3. For the main inductor, the voltage boost rate refers to the ratio of the main inductor output voltage to the power stack output voltage (530V); for auxiliary inductors, the voltage boost rate refers to the ratio of the auxiliary inductors output voltage to the main inductor output voltage.) (4. In (a) and (c), the ranges of 230 A and 430 A represent the rated output current of two power stacks [23].)

where U_m is the output RMS voltage in the power stack.

When the individual ripple currents and ripple voltages are applied in different branches, the required inductance L_{main} and required current I_{L-main} of the main inductor can be given as:

$$\begin{cases} I_{L-main} = \sum_{i=1}^n m_i U_{rate} \times (2\pi f_R \times C_{test-i}) \\ L_{main} = \left(1 - \frac{U_m}{U_{ripple-0}}\right) \times \frac{1}{4\pi^2 f_R^2 C_{test}} \end{cases} \quad (9)$$

Its required inductance L_{Aux_i} and required current $I_{L-Aux-i}$ of the auxiliary inductors in the i^{th} branch can be given as:

$$\begin{cases} I_{L-Aux-i} = m_i U_{rate} \times (2\pi f_R \times C_{test-i}) \\ L_{Aux_i} = \left(1 - \frac{U_{ripple-0}}{U_{ripple-i}}\right) \times \frac{1}{4\pi^2 f_R^2 C_{test-i}} \end{cases} \quad (10)$$

The second function of the AC side inductor in this circuit architecture is filtering, which can convert the output square wave voltage of the power stack into the required sinusoidal ripple voltage. In the circuit architecture of this test method, the inductors and CUTs form an LC filter loop. The relationship between the cut-off frequency f_{cut} and the ripple

frequency f_R can be used to characterize its filtering range. Its filter capability can be expressed by the relationship between the cut-off frequency f_{cut} and the ripple frequency f_R [25]. The ripple frequency should satisfy:

$$f_R > \frac{1}{2} f_{cut} = \frac{1}{2} \times \frac{1}{2\pi \times \sqrt{L_{main} C_{test}}} \quad (11)$$

Therefore, the inductance of the main inductor should satisfy:

$$L_{main} > \frac{1}{16\pi^2 f_R^2 C_{test}} \quad (12)$$

The performance of the main inductor and the auxiliary inductors with respect to the current requirements is depicted in Fig. 3 (a) and (c). The results indicate that the output current of the main inductor is consistent with the output current of the power stack. For example, when the voltage acceleration factor for a single CUT is 1.15, the current required by the auxiliary inductor in this branch is 35 A. When the voltage acceleration factor with three CUTs is 1.2, the current required by the branch auxiliary inductor is 107 A in this branch.

The required inductance of the main inductor and the auxiliary inductors with different numbers of CUTs are shown in Fig. 3 (b) and (d). The results demonstrate that, when




Fig. 4. Design parameters of bypass capacitor. (CUTs parameters: Y-connection DC capacitors; the capacitance of single CUT C_{test_i} : $220\mu F$; rate DC voltage U_{rate} : $3000V$; HV voltage U_{HV} : $5000V$; LV voltage U_{LV} : $1000V$; test number is the total number of CUTs in each of the three-phase branches.)

the boost voltage rate is 2 and the CUTs number is 9, the required inductance of the main inductor is 2.5 mH and 1.7 mH, respectively, for generating 50 Hz and 60 Hz ripple frequency. Additionally, when the boost voltage rate is 1.4 and the CUTs number is 3, the required inductance of the auxiliary inductor in this branch is 4.3 mH and 3.0 mH, corresponding to the ripple frequency at 50 Hz and 60 Hz, respectively. Moreover, according to (11) and (12), the inductance of the main inductor is constrained by the cut-off frequency. In this case, the inductance of the main inductor should not be lower than the range of 1.76 times the voltage boosting rate.

C. Bypass capacitor and its parallel resistor design

The selection of the bypass capacitor is primarily determined by the capacitance and rated voltage. The cost and volume of the capacitor are positively related to the capacitance and rated voltage [26].

Similarly, the selection of the parallel resistor depends on its resistance and power.

Different bypass capacitors and parallel resistors can provide individual DC voltage for the CUTs in different branches. The required bypass capacitance C_{byp-i} and parallel resistance R_{byp-i} in the i th branch can be expressed as:

$$\begin{cases} C_{byp-i} = \frac{C_{test-i} \times m_{DC-i} U_{rate-DC}}{\left(U_{HV} - \frac{1}{2}U_{LV}\right) - m_{DC-i} U_{rate-DC}} \\ R_{byp-i} = \frac{R_{test-i} \times \left(\left(U_{HV} - \frac{1}{2}U_{LV}\right) - m_{DC-i} U_{rate-DC}\right)}{m_{DC-i} U_{rate-DC}} \end{cases} \quad (13)$$

where m_{DC-i} represents the DC voltage acceleration factors in the i th branch and $U_{rate-DC}$ represents the rated DC voltage for DC capacitors.

The bypass capacitors and parallel resistors need to withstand partial DC voltage division provided by the HV power supply, which should satisfy:

$$U_{byp} = U_{HV} - \frac{1}{2}U_{LV} - m_{DC-i} U_{rate-DC} \quad (14)$$

The selection of the bypass capacitors with different CUTs numbers and different DC voltage acceleration factors are depicted in Fig. 4. The results indicate that as the number of CUTs and the DC voltage acceleration factors increase, the required capacitance of the bypass capacitors in this branch increases and the rated voltage of the bypass capacitors decreases accordingly. For example, when the voltage acceleration factors are 1.0 and 1.2, the capacitance of the bypass capacitors in this branch are 0.44 mF and 0.88 mF, respectively. In this case, the rated voltage of the bypass capacitors in this branch is 1500 V and 900 V, respectively.

D. Power supply sizing

The selection of the power supply is determined primarily by the output power. The cost and volume of the power supply increase accordingly with the required output power of the power supply [27]. In the proposed testing method, the power losses of the power stack, inductors, and CUTs are provided by the LV power supply. And the output voltage of the LV power supply is limited by the output voltage of the power stack U_m . The power requirement P_{LV} and the output voltage U_{LV} of the LV power supply can be given as:

$$\begin{cases} P_{LV} \approx I_{ripple}^2 R_{total} + (1 - \eta) I_{ripple} U_m \\ U_{LV} \geq M_r \times \frac{U_m}{0.707} \quad (M_r \leq 1) \end{cases} \quad (15)$$

where the η is the efficiency of the power stack and inductors at the specific operating condition of interest, and the R_{total} represents the Equivalent Series Resistance (ESR) of the CUTs. M_r represents the utilization rate of DC-link voltage in the SVPWM modulation [28].

The selection of LV power supply based on a specific design case is shown in Fig. 5. As the ripple voltage acceleration factor and the number of CUTs increase, and the efficiency decreases, it can be observed that the output power required by the LV power supply increases. Meanwhile, the output voltage of the LV power supply should not be less than 750 V according to the limitation of the SVPWM modulation ratio and power stack output voltage in this case.

In DC capacitors testing, the DC voltage is determined by the output voltage of the HV power supply. The output current




Fig. 5. Selection of LV power supply size. (CUTs parameters: Δ – connection AC capacitors; the capacitance of single CUT $C_{test_i} : 75\mu F$; rate ripple voltage $U_{rate} : 730V$; N is the total number of CUTs in each of the three-phase branches.)




Fig. 6. Design parameters of the power stack, the inductors, and the LV power supply with different ripple frequencies. (1. CUTs parameters: Δ – connection AC capacitors; the capacitance of single CUT $C_{test_i} : 75\mu F$; rate ripple voltage $U_{rate} : 730V$.) (2. The voltage acceleration factor is 1.4 for the power stack and the LV power design; the voltage boost factor for the main inductor is 2.0 and for auxiliary inductors is 1.4.)

of the HV power supply can be limited by configuring the resistance of the stack resistor. The required voltage U_{HV} and the required current I_{HV} of the HV power supply can be given by:

$$\begin{cases} U_{HV} = U_{DC} + \frac{1}{2}U_{LV} \\ I_{HV} < \frac{U_{LV}}{R_{H1} + R_{H2}} \end{cases} \quad (16)$$

where the R_{H1} and R_{H2} are two stack resistors in the DC capacitor testing circuit.

E. Components design for different ripple frequencies

According to the preceding models, the design parameters of components such as the power stack, the inductors, and the power supply are affected by the ripple frequency of CUTs. Fig. 6 shows the design parameters of the power stack, inductors, and LV power supply with different ripple frequencies. As the ripple frequency increases, so does the required current of the power stack and inductors, and the required power of the LV power supply. Inversely, as the ripple frequency increases, the required inductance of the inductors decreases.

F. Design process and application-oriented cases

Based on the design models of component parameters, the design process of the proposed method is given in Fig. 7.

According to the specific testing requirements, the output current of the power stack, the inductance and current of the inductors, and the bypass capacitance and parallel resistance can be restricted. Considering the power level of the power stack and inductors, and the ripple current for CUTs, the required size of the LV power supply can be given. Based on the selection of stack resistors and the DC voltage component for CUTs, the required size of the HV power supply can be obtained. If the design parameters obtained from these components can be implemented, the design process results in the desired output. Otherwise, the testing conditions need to be adjusted.

The examples of typical testing specifications for different power electronics applications are given in Table A1 (Appendix), including wind power converters [8], railway traction converters [29] and electric vehicle (EV) traction inverters [30].

IV. EXPERIMENTAL VERIFICATION AND IMPLEMENTATION

A. Experimental platform and parameters

The capacitor testing system is shown in Fig. 8. As given in Table III, the capacitance of the CUTs is $75\mu F$ (AC capacitors) and $220\mu F$ (DC capacitors). The rated ripple voltage of the AC capacitor and the DC capacitor is 730 V and 422 V, respectively. The rated voltage of the DC capacitors is 3000 V, and the testing ripple frequencies are 50 and 60 Hz.




Fig. 7. Design process of the unified stress emulation method.

The specific platform parameters design process is as follows: Firstly, for the power stack and main inductor design, the 1.0 - 1.4 acceleration factors of ripple voltage and ripple current are applied to CUTs (9 pcs for AC capacitors and 6 pcs for DC capacitors). According to (6)~(9), the rated current of power stack and main inductor should be greater than 375 A (50 Hz) and 450 A (60 Hz). Meanwhile, according to (8)~(9) and (11)~(12), the inductance of the main inductor should be greater than 2.5 mH (50 Hz), 1.7 mH (60 Hz) and 1.76 mH (cut-off frequency limitation).

For the auxiliary inductor design, one CUT (AC capacitor) is boosted 1.16 times the ripple voltage and current. According to (10), the inductance of the auxiliary inductor in this branch is calculated to be 5.5 mH, and the rated current should be greater than 35 A.

For the bypass capacitor and parallel resistor design, the individual DC voltage for one CUT (DC capacitor) is set to 2000 V. Therefore, according to (13) and (14), the bypass capacitance in this branch is calculated to be 1.29 mF and , and the rated DC voltage should be greater than 1000 V. The parallel resistance for bypass capacitor is set to 200 kΩ, while parallel resistance for CUTs in this branch is set to 400 kΩ.

For the power supply size, according to (15), the rated voltage and current of the low-voltage power supply should be greater than 750V, 6.8A (50 Hz) and 10.3A (60 Hz), respectively. According to (16), the voltage of the high-voltage power supply should be greater than 3375 V, and the rated current should be less than 100 mA (when the stack resistance value is 20 kΩ).




Fig. 8. Photo of the capacitor testing system.

TABLE III
EXPERIMENTAL PLATFORM PARAMETERS.

Experiment platform parameters		
Main inductor	2.5 mH	
Auxiliary inductor	5.6 mH	
Bypass capacitor and its parallel resistance	1.29 mF 200 kΩ	
Stack resistors	10*2 kΩ	
LV output voltage	750 V	
HV output voltage	3375 V (3000V DC voltage for DC capacitors + ½ LV voltage)	
Switch frequency	5000Hz	
CUTs parameters		
Test capacitor	AC capacitor (Δ-connection)	DC capacitor (Y-connection)
Capacitance of single CUT	75 μF	220 μF
Ripple testing voltage (RMS)	730 V/840 V/1022 V	422 V
DC testing voltage (RMS)	-	2000 V / 3000 V
Ripple frequency	50/60 Hz	

Therefore, the main component parameters are given in Table III. The auxiliary inductors and bypass capacitors are utilized to configure individual electrical stresses in different branches. The following testing results illustrate the functions of “concurrent AC and DC capacitor testing”, “individual AC ripple voltage and current”, “individual DC voltage”, and “different ripple frequency” in the proposed testing method, respectively.

B. Concurrent testing of DC and AC capacitors

The experimental waveforms for concurrently testing DC and AC capacitors are shown in Fig. 9. It shows the three-phase ripple voltage and the three-phase ripple current of the DC capacitors and the AC capacitors, and the DC voltage component of the DC capacitors. In this test case, the CUTs are 7 Δ-connection AC capacitors and 6 Y-connection DC capacitors in parallel, and the same ripple current is applied to the AC capacitors and the DC capacitors. The results show that the ripple voltage and ripple current of the CUTs are stable when AC capacitors and DC capacitors are concurrently tested.

C. Individual ripple voltage and ripple current stresses testing

The experimental waveforms for individual voltage ripple and current ripple stress testing in different branches are shown in Fig.10. In this test, the CUTs are 9 Δ-connection AC capacitors in parallel, and one of the CUTs is connected in series with a 5.5 mH three-phase auxiliary inductor in this branch. The results show that the ripple voltage of a single CUT in the branch without the auxiliary inductor is 2.25 kV (peak to peak), and the ripple current is 83 A (peak to peak).




Fig. 9. Experiment results for DC capacitors and AC capacitors concurrently testing. (Scenario 7 in Table II, 7 pcs AC capacitors and 6 pcs DC capacitors in parallel, ripple frequency: 50 Hz)

The ripple voltage of a single CUT in the branch with the auxiliary inductor is 2.63 kV (peak to peak), and the ripple current is 97A (peak to peak). It indicates that this auxiliary inductor boosts the ripple voltage and ripple current by 16% from the output of the main inductor.

D. Individual DC voltage component stresses testing

The experimental waveforms for concurrently testing individual DC voltage stresses in different branches are shown in Fig.11. In this case, the CUTs are 6 Y-connection DC capacitors in parallel, and one of the branches of 3 CUTs is connected in series with a 1.29 mF bypass capacitor and a 200 k Ω parallel resistor. The results indicate that the DC voltage component of 3 CUTs without the bypass capacitor branch is 3.0 kV. The DC component voltage of 3 CUTs with the bypass capacitor branch is 1.98 kV, which shows that this bypass capacitor divides 34% of the DC voltage component.

E. Different ripple frequencies testing

The experimental waveforms for different ripple frequencies are shown in Fig. 12. The 1.4 voltage acceleration factor for rated ripple voltage (730 V) is applied to the CUTs with 50 Hz to 360 Hz ripple frequency. When the multiple ripple frequencies are applied, the ripple voltage of the CUTs is stable and under control. If the switching frequency is applied to CUTs, it can be achieved by reducing the inductance of the main inductor according to the calculation of (10) and (11).

F. AC and DC capacitor gradient testing

The experimental waveforms for AC and DC capacitor gradient testing are shown in Fig. 13. In the AC capacitor testing, three testing modes are configured to simulate the gradient rise of the ripple current. In mode 1, the given ripple current is 270 A (rate current: 30A and 9 CUTs in parallel). In

mode 2, the given ripple current is 324 A (acceleration factor: 1.2). In mode 3, the given ripple current is 378 A (acceleration factor: 1.4). It is possible to emulate the gradient ripple current of the AC capacitor. Due to the closed-loop control system, the actual ripple current gradually increases with the given current until it reaches the given one.

In the DC capacitor testing, three testing modes are configured to simulate the gradient rise of the DC voltage. In mode 1, the given DC voltage is 2400 V (acceleration factor: 0.8). In mode 2, the given DC voltage is 3000 V (rated voltage: 3000 V). In mode 3, the given DC voltage is 3600 V (acceleration factor: 1.2). Meanwhile, in three modes, the ripple voltage is maintained at 1200V. The stress emulation of the gradient DC voltage of the DC capacitor can be realized. The stack resistors R_{H1} , R_{H2} , and CUTs form the charging loop. When the given DC voltage increases, the test voltage increases accordingly based on the RC charging. When the CUTs are fully charged, they maintain the given DC voltage.

G. Three-phase capacitance mismatch testing

The experimental waveforms for DC capacitor testing with three-phase mismatch are shown in Fig. 14. In this case, the CUTs of one phase are disconnected to simulate the aging and failure of the CUTs in the DC capacitor testing. The capacitance of one phase CUTs is reduced from 480 μ F to 440 μ F. The capacitance of other two phases CUTs keeps 480 μ F. When the capacitance of the CUTs mismatches, the ripple voltage and ripple current of the CUTs and the output current of the power supplies remain stable. Three phase ripple voltage of CUTs keeps 500V. Two phase ripple current of CUTs is 75.2 A and other one phase ripple current of CUTs is 69.1 A. Therefore, the test bench can generate stable ripple current and ripple voltage for the CUTs, and maintain the same required power supply, even if the CUTs degrade and have open circuit during the testing.




Fig. 10. Experiment results for individual ripple voltage and current testing. (Scenario 3 in Table II, 8 pcs AC capacitors without auxiliary inductors and 1 pcs DC capacitor with auxiliary inductors in parallel, ripple frequency: 50 Hz)




Fig. 11. Experiment results for individual DC voltage component testing. (Scenario 5 in Table II, 6 pcs DC capacitors without bypass capacitors and 6 pcs DC capacitors with bypass capacitors in parallel, ripple frequency: 50 Hz)




Fig. 12. Experiment results for different ripple frequency testing. (Ripple frequency: 50 Hz, 60 Hz, 100 Hz, 120 Hz, 300 Hz, and 360 Hz)




Fig. 13. Experiment results for AC and DC capacitor gradient testing. (In (a): Mode 1- 270 A ripple current; Mode 2- 324 A ripple current; Mode 3- 378 A ripple current; In (b): Mode 1- 2400 V DC voltage; Mode 2- 3000 V DC voltage; Mode 3- 3600 V DC voltage; Ripple frequency: 50 Hz)




Fig. 14. Experiment results for DC capacitor testing with the three-phase mismatch of CUTs (one phase capacitance is reduced from 480 μ F to 440 μ F)

TABLE IV
ERROR ANALYSIS OF THE TESTING SYSTEM.

Testing	Parameter (RMS)	Calculation	Testing	Accuracy
Exp.1 (Fig.9)	Ripple voltage for AC capacitor	730V	724V	99.2%
	Ripple current for AC capacitor	29.7A	29.3A	98.7%
	Ripple voltage for DC capacitor	422V	420V	99.5%
	Ripple current for DC capacitor	29.0A	29.1A	99.6%
	DC voltage for DC capacitor	3000V	3022V	99.3%
Exp.2 (Fig.10)	LV required current	5.8A	6.0A	96.7%
	Ripple voltage with auxiliary inductor	840V	848V	99.1%
Exp.3 (Fig.11)	Ripple current with auxiliary inductor	34.2A	34.5A	99.2%
	DC voltage with bypass capacitor	2000V	1980V	99.0%
Exp.4 (Fig.12)	Ripple voltage ($f_r=50$ Hz)	1022V	1013V	99.2%
	Ripple voltage ($f_r=60$ Hz)	1022V	1011V	98.9%
	Ripple voltage ($f_r=100$ Hz)	1022V	1027V	99.5%
	Ripple voltage ($f_r=120$ Hz)	1022V	1035V	98.7%
	Ripple voltage ($f_r=300$ Hz)	1022V	1016V	99.4%
	Ripple voltage ($f_r=360$ Hz)	1022V	1013V	99.1%

H. Error analysis of design and testing

Comparing the design calculation with the test results in Table IV, the calculated accuracy of ripple current, ripple voltage, and DC voltage of the CUTs between the design value and the test results is more than 98.5%. The calculated accuracy of source output current between the design value and the test results exceeds 96%. Considering that there are sampling errors of voltage and current sensors, potential noise interference, and power loss by other components, the results indicate that the theoretical analysis of the proposed method is reasonable.

V. CONCLUSION

This paper proposes a unified capacitor stress emulation method for high power converter applications. The proposed method has the unique capability to emulate different electrical stress levels, such as ripple voltage, ripple current, and DC voltage, in individual branches, allowing for concurrent testing of both AC and DC capacitors. The testing capabilities and scenarios are given in Table II, which is suitable for application-oriented testing with different stress conditions. The architecture of the circuit and the analytical models for component sizing are described in detail. Examples of typical engineering testing scenarios for different power electronics applications are given in Table A1, such as wind power converters, electric vehicle inverters, and railway traction systems. Experimental results with 3.0 kV DC voltage, 3.0 kV ripple voltage, and 1.2 kA ripple current verify the feasibility of the proposed testing method for high power converter applications. The accuracy of simulated electrical stresses is more than 98.5%, indicating that the derived analytical models of the proposed method are reasonable.

APPENDIX A

EXAMPLES OF TYPICAL TESTING SCENARIOS

Examples of typical engineering testing scenarios for different power electronics applications are given in Table A1.

REFERENCES

- [1] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, "An industry-based survey of reliability in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1441–1451, May-Jun. 2011.
- [2] P. Venet, F. Perisse, M. El-Husseini, and G. Rojat, "Realization of a smart electrolytic capacitor circuit," *IEEE Ind. Appl. Mag.*, vol. 8, no. 1, pp. 16–20, Jan.-Feb. 2002.

TABLE A1
EXAMPLES OF TYPICAL ENGINEERING TESTING SCENARIOS FOR DIFFERENT POWER ELECTRONICS APPLICATIONS.

Testing requirement (RMS value)						Required design parameters (RMS value)						
CUTs	Application	CUTs parameter ($C_{cut}/f_R / I_{ripple}$ or U_{ripple} / U_{rate_DC})	Test Number	Acceleration factor for rated ripple voltage/current	Acceleration factor for rated DC voltage	Power stack output current	AC inductor inductance	AC inductor current	Bypass capacitor capacitance	Bypass capacitor voltage	Required power (LV)	Required voltage (HV)
AC	Wind power	75μF/50Hz /730V/-	9	$m=1.4$	-	375A	2.5mF	375A	-	-	6830W	-
	Wind power	75μF/60Hz /730V/-	9	$m=1.4$	-	450A	1.7mF	450A	-	-	10350W	-
	Wind power	75uF/50Hz /730V/-	9	$m_1=1.0$ ($N_1=3$) $m_2=1.2$ ($N_2=3$) $m_3=1.4$ ($N_3=3$)	-	321A	Main=1.35mF Aux 1=2.5mF Aux 2=4.3mF	Main=321A Sub1=107A Sub2=125A	-	-	5860W	-
	Railway	416μF/50Hz /600V/-	8	$m=1.4$ (840V)	-	1523A	0.37mF	1523A	-	-	27720W	-
	Railway	416μF/50Hz /600V/-	8	$m_1=1.0$ ($N_1=2$) $m_2=1.2$ ($N_2=2$) $m_3=1.4$ ($N_3=2$) $m_4=1.6$ ($N_4=2$)	-	1410A	Main=0.12mF Aux 1=0.68mF Aux 2=1.16mF Aux 3=1.53mF	Main=1410A Sub1=325A Sub2=380A Sub3=434A	-	-	25680W	-
DC	Wind power	645μF/50Hz /40A/1250V	24	$m=1.4$	$m_{DC}=1.0$	448A	0.49mF	448A	-	-	8100W	1625V
	Wind power	645μF/50Hz /40A/1250V	24	$m_1=1.2$ ($N_1=12$) $m_2=1.4$ ($N_2=12$)	$m_{DC1}=1.0$ ($N_1=18$) $m_{DC1}=1.4$ ($N_2=6$)	416A	Main=0.49mF Aux 1=0.57mF	Main=416A Sub1=192A	9.675mF	500V	7500W	2125V
	Railway	750μF/50Hz /200A/3000V	12	$m_1=1.2$ ($N_1=6$) $m_2=1.4$ ($N_2=6$)	$m_{DC1}=1.0$ ($N_1=9$) $m_{DC1}=1.4$ ($N_2=3$)	976A	Main=1.62mF Aux 1=1.93mF	Main=976A Sub1=560A	5.625mF	1200V	17550W	4575V
	Electric vehicle	440μF/50Hz /90A/600V	24	$m=1.4$	$m_{DC1}=1.0$ ($N_1=18$) $m_{DC1}=1.4$ ($N_2=6$)	1008A	0.72mF	1008A	6.6mF	240V	18150W	1215V
AC+DC	Wind power	75μF/50Hz /730V/- 645μF/50Hz /40A/1250V	9 (AC) 24 (DC)	$m=1.4$	$m_{DC}=1.0$	823A	Main=0.35mF Aux 1=3.64mF	Main=823A Sub1=375A	-	-	14850W	1625V
	Railway	416μF/50Hz /600V/- 750μF/50Hz /200A/3000V	4 (AC) 6 (DC)	$m=1.4$	$m_{DC1}=1.0$ ($N_1=3$) $m_{DC1}=1.4$ ($N_2=3$)	1321A	Main=0.57mF Aux 1=1.97mF	Main=1321A Sub1=560A	5.625mF	1200V	23760W	4575V

1. Using Semikron's SKS SL150 power stack (Rated output current=1600A), Elektro-automatik's EA-PSI 10000 LV power supply (Rated output power=30 kW) and Technix's SR20-40 HV power supply (Rated output voltage= 10 kV) can be applied to all the above cases, as shown in Fig. 8.

2. In the cases: efficiency η , 96.6%; power stack rated output voltage, 530V; LV output voltage, 750V.

3. The configuration of inductors and capacitors can be selected according to needs.

- [3] H. Wang, M. Liserre, and F. Blaabjerg, "Toward reliable power electronics: Challenges, design tools, and opportunities," *IEEE Ind. Electron. Mag.*, vol. 7, no. 2, pp. 17–26, Jun. 2013.
- [4] M. Makdessi, A. Sari, P. Venet, P. Bevilacqua, and C. Joubert, "Accelerated ageing of metallized film capacitors under high ripple currents combined with a DC voltage," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2435–2444, May 2015.
- [5] S. Liu, Z. Shen, and H. Wang, "Safe operating area of DC-link film capacitors," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11014–11018, Oct. 2021.
- [6] C. Lv, J. Liu, Y. Zhang, J. Yin, R. Cao, Y. Li, and X. Liu, "A method to characterize the shrinking of safe operation area of metallized film capacitor considering electrothermal coupling and aging in power electronics applications," *IEEE Trans. Ind. Electron.*, pp. 1–1, 2022.
- [7] B. Yao, X. Ge, H. Wang, H. Wang, D. Zhou, and B. Gou, "Multi-timescale reliability evaluation of DC-link capacitor banks in metro traction drive system," *IEEE Trans. Transport. Electrification*, vol. 6, no. 1, pp. 213–227, Mar. 2020.
- [8] D. Zhou, Y. Song, Y. Liu, and F. Blaabjerg, "Mission profile based reliability evaluation of capacitor banks in wind power converters," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4665–4677, May 2019.
- [9] "Capacitors for power electronics." Electronicon Kondensatoren GmbH, http://www.powercapacitors.info/download/200.003-020021_App-notes.pdf, 2018.
- [10] H. Wang, P. Diaz Reigosa, and F. Blaabjerg, "A humidity-dependent lifetime derating factor for DC film capacitors," in *2015 IEEE Energy Convers. Congr. and Expo. (ECCE)*, Sep. 2015, pp. 3064–3068.
- [11] A. M. R. Amaral and A. J. Marques Cardoso, "Estimating aluminum electrolytic capacitors condition using a low frequency transformer together with a DC power supply," in *2010 IEEE Int. Symposium Ind. Electron.*, Jul. 2010, pp. 815–820.
- [12] K. Abdennadher, P. Venet, G. Rojat, J.-M. Rétif, and C. Rosset, "A real-time predictive-maintenance system of aluminum electrolytic capacitors used in uninterrupted power supplies," *IEEE Trans. Ind. Appl.*, vol. 46, no. 4, pp. 1644–1652, Jul.-Aug. 2010.
- [13] D. Menzi, D. Bortis, G. Zulauf, M. Heller, and J. W. Kolar, "Novel iGSE-C loss modeling of X7R ceramic capacitors," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13 367–13 383, Dec. 2020.
- [14] "Ripple current tester model 11800/11801/11810." Chroma ATE Inc, http://www.chromaate.com/product/11800_11801_11810_Ripple_Current_Tester.htm, 2019.
- [15] "Ripple current tester model 1820." Chroma ATE Inc, https://www.chromaate.com/tw/product/capacitor_test_system_1820_256, 2020.
- [16] K. Hasegawa, I. Omura, and S.-i. Nishizawa, "Design and analysis of a new evaluation circuit for capacitors used in a high-power three-phase inverter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 5, pp. 2679–2687, May 2016.
- [17] W. Zhou, M. Wang, Q. Wu, L. Xi, K. Xiao, K. P. Bhat, and C. Chen, "Accelerated life testing method of metallized film capacitors for inverter applications," *IEEE Trans. Transport. Electrification*, vol. 7, no. 1, pp. 37–49, Mar. 2021.
- [18] X. Wang, M. Karami, and R. M. Tallam, "Test fixtures to apply variable DC bias and AC ripple current for reliability testing of electrolytic capacitors," *IEEE Trans. Ind. Appl.*, vol. 55, no. 4, pp. 4073–4079, Jul.-Aug. 2019.
- [19] B. Yao, Q. Wang, H. Wang, K. Hasegawa, and H. Wang, "A robust testing method for DC and AC capacitors with minimum required power supply," *IEEE Trans. Power Electron.*, vol. 37, no. 5, pp. 4942–4946, May 2022.
- [20] B. Yao, X. Wei, H. Wang, and H. Wang, "A stress emulation method for concurrent testing of ac and dc capacitors," in *Int. Power Electron. Conf. (IPEC-Himeji 2022- ECCE Asia)*, 2022, pp. 2552–2556.
- [21] H. Wang and F. Blaabjerg, "Reliability of capacitors for DC-link applications in power electronic converters—an overview," *IEEE Trans. Ind. Appl.*, vol. 50, no. 5, pp. 3569–3578, Sept.-Oct. 2014.
- [22] "General technical information: Metallized film capacitors." Vishay Roederstein Company, <https://www.vishay.com/docs/26033/gentechinfofilm.pdf>, 2022.

- [23] “Slimline IGBT Stacks.” Semikron, <https://www.semikron.com/products/product-lines/air-cooled-igbt-stacks/semikube-slimline-igbt-stacks.html>, 2022.
- [24] “3-phase reactors standard types.” Noratel, <https://www.noratel.com/fileadmin/content/products/reactors/3mch/3MCH.pdf>, 2020.
- [25] P. Dahono, A. Purwadi, and Qamaruzzaman, “An LC filter design method for single-phase PWM inverters,” in *Proc. Int. Conf. Power Electron. and Drive Syst.*, Feb. 1995, pp. 571–576 vol.2.
- [26] H. Wang, C. Li, G. Zhu, Y. Liu, and H. Wang, “Model-based design and optimization of hybrid DC-link capacitor banks,” *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 8910–8925, Sept. 2020.
- [27] “EA programmable DC power supplies: Device types and series.” Elektroautomatik, <https://elektroautomatik.com/en/products/dc-programmable-power-supplies>, 2022.
- [28] H. Djeghloud, H. Benalla, and A. Bentounsi, “Application of SVPWM to three-level voltage and current inverters,” in *44th Int. Univ. Power Eng. Conf.*, Sep. 2009, pp. 1–5.
- [29] B. Yao, X. Ge, D. Xie, S. Li, Y. Zhang, H. Wang, and H. Wang, “Electrothermal stress analysis and lifetime evaluation of DC-link capacitor banks in the railway traction drive system,” *IEEE J. of Emerg. Se. Topics in Power Electron.*, vol. 9, no. 4, pp. 4269–4284, Aug. 2021.
- [30] H. Wen, W. Xiao, X. Wen, and P. Armstrong, “Analysis and evaluation of DC-link capacitors for high-power-density electric vehicle drive systems,” *IEEE Trans. Veh. Technol.*, vol. 61, no. 7, pp. 2950–2964, Sept. 2012.




Bo Yao (Student Member, IEEE) received the B.Eng. and M.Eng. degrees in electrical engineering from Southwest Jiaotong University (SWJTU), Chengdu, China, in 2017 and 2020, respectively.

He is currently working toward the Ph.D. degree in power electronic with Aalborg University, Aalborg, Denmark. He is a member of the Reliability of Power Electronic Converters (ReliaPEC) research group and X-Power test facility of Aalborg University. His research interests include reliability evaluation and condition monitoring of power electronic

components in power converter systems.

Mr. Yao was a recipient of the Best Paper Award of International Conference on Electrical Machines and Systems (ICEMS) in 2019, and the SEMIKRON Young Engineer Award in 2023.



Haoran Wang (Member, IEEE) received the B.S and M.S. degrees in control science and engineering from the Wuhan University of Technology, Wuhan, China, in 2012 and 2015, respectively, and the Ph.D. degree in energy technology from the Center of Reliable Power Electronics, Aalborg University, Aalborg, Denmark, in 2018. From 2013 to 2014, he was Research Assistant with the Department of Electrical Engineering, Tsinghua University, Beijing, China. He was a Visiting Scientist with the ETH Zurich, Zurich, Switzerland, from 2017 to 2018, and


with Kiel University, Kiel, Germany, in 2019. From 2019 to 2021, he was an Assistant Professor with Aalborg University, Aalborg, Denmark, and Visiting Scientist in Vestas and Danfoss, Denmark.

Currently, he is the Vice General Manager with Three Gorges Intelligent Industrial Control Technology Corporation Ltd., Wuhan, China. His research interests include reliability of electrical and electronic components and systems, multiobjective life-cycle performance optimization of power electronic systems, and reliable clean energy control systems.



Qian Wang (Member, IEEE) was born in Hubei Province, China, in 1990. She received her bachelor's degree in electrical engineering from the Wuhan University of Technology in 2012, the master's degree in high-voltage engineering from the Huazhong University of Science and Technology in 2015, and the Ph.D. degree in high voltage engineering from the Energy Department, Aalborg University, Denmark in 2018. From 2019 to 2021, she was an Assistant Professor with the Energy Department of Aalborg University.

She is currently an Assistant Professor with the School of Automation, Wuhan University of Technology. Her research interests include insulation design, thermal management and internal short circuit detection of Lithium-ion Batteries.



Huai Wang (Senior Member, IEEE) received the B.E. degree in electrical engineering from the Huazhong University of Science and Technology, Wuhan, China, in 2007, and the Ph.D. degree in power electronics from the City University of Hong Kong, Hong Kong, in 2012.

He is currently a Professor with AAU Energy, Aalborg University, Aalborg, Denmark, where he leads the Group of Reliability of Power Electronic Converters (ReliaPEC) and the mission on Digital Transformation and AI. He was a Visiting Scientist

with ETH Zurich, Switzerland, from August to September 2014, and with the Massachusetts Institute of Technology, Cambridge, MA, USA, from September to November 2013. He was with the ABB Corporate Research Center, Switzerland in 2009. His research interests include the fundamental challenges in modeling and validation of power electronic component failure mechanisms and application issues in system-level predictability, condition monitoring, circuit architecture, and robustness design.

Dr. Wang was the recipient of the Richard M. Bass Outstanding Young Power Electronics Engineer Award from the IEEE Power Electronics Society, in 2016, and the 1st Prize Paper Award from IEEE TRANSACTIONS ON POWER ELECTRONICS, in 2021. He serves as an Associate Editor for the Journal of Emerging and Selected Topics in Power Electronics and IEEE TRANSACTIONS ON POWER ELECTRONICS.