

Aalborg Universitet

Mitigation of Voltage and Current Harmonics in Grid-Connected Microgrids

Savaghebi, Mehdi; Guerrero, Josep M.; Jalilian, Alireza; Vasquez, Juan Carlos

Published in:

Proceedings of the 21st IEEE International Symposium on Industrial Electronics (ISIE), 2012

DOI (link to publication from Publisher): 10.1109/ISIE.2012.6237331

Publication date: 2012

Document Version Early version, also known as pre-print

Link to publication from Aalborg University

Citation for published version (APA):
Savaghebi, M., Guerrero, J. M., Jalilian, A., & Vasquez, J. C. (2012). Mitigation of Voltage and Current
Harmonics in Grid-Connected Microgrids. In *Proceedings of the 21st IEEE International Symposium on Industrial Electronics (ISIE)*, 2012 (pp. 1610-1615). IEEE (Institute of Electrical and Electronics Engineers). https://doi.org/10.1109/ISIE.2012.6237331

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
 You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Downloaded from vbn.aau.dk on: June 18, 2025

Mitigation of Voltage and Current Harmonics in Grid-Connected Microgrids

Mehdi Savaghebi¹, Josep M. Guerrero², Alireza Jalilian¹, and Juan C. Vasquez²

¹Center of Excellence for Power System Automation and Operation, Iran University of Science and Technology

²Institute of Energy Technology, Aalborg University, Denmark

savaghebi@iust.ac.ir, joz@et.aau.dk, jalilian@iust.ac.ir, juq@et.aau.dk

Abstract— In this paper, a control approach is proposed for selective compensation of main voltage and current harmonics in grid-connected microgrids. Two modes of compensation are considered, i.e. voltage and current compensation modes. In the case that sensitive loads are connected to the point of common coupling (PCC), voltage compensation mode is activated in order to provide a high voltage quality at PCC. Otherwise, grid current harmonics are mitigated (current compensation mode) in order to avoid excessive harmonic supply by the grid. In both modes, harmonic compensation is achieved through proper control of distributed generators (DGs) interface converters. The compensation effort of each harmonic is shared considering the corresponding current harmonic supplied by the DGs. The control system of each DG comprises harmonic compensator, power controllers, voltage and current controllers and virtual impedance loop. Virtual impedance is considered fundamental frequency to enhance power control and also at harmonic frequencies to improve the nonlinear load sharing among DGs. Simulation results are presented to demonstrate the effectiveness of the proposed method.

I. INTRODUCTION

DISTRIBUTED generators (DGs) often consist of a prime mover connected through a power-electronic interface converter to the utility grid or microgrid. Microgrid is a local grid consisting of DGs, energy storage systems and dispersed loads and is able to operate in both grid-connected and islanded modes [1]. The main role of an interface converter is to control power injection. However, compensation of power quality problems, such as voltage harmonics can be achieved through proper control strategies.

In [2]-[5], some methods are presented to control the DG unit as voltage harmonic compensator. Compensation approaches of [2]-[4] are based on making the individual DG units emulate a resistance at harmonic frequencies. The method of [5] has been proposed for compensation of voltage harmonics in an islanded microgrid. This method is also based on the resistance emulation. Furthermore, a droop characteristic based on the DG harmonic reactive power has been considered to achieve sharing of harmonic compensation effort.

The aforementioned harmonic compensation methods are designed for compensation of voltage harmonics at the DG terminal while usually the power quality at the sensitive load bus is the main concern. Furthermore, if the DGs try to compensate the local voltage harmonics, the harmonic distortion may be amplified in some of the other buses

including the sensitive load bus. This phenomenon is called "whack-a-mole" [6]. Thus, a hierarchical control scheme is proposed in [7] in order to directly compensate the main harmonic orders of load bus voltage in islanded microgrids.

In the present paper, power quality of grid-connected microgrids in terms of voltage as well as current quality is addressed. Two control modes, i.e. voltage and current compensation modes are considered. In the case that sensitive loads are connected to the point of common coupling (PCC), voltage compensation mode can be activated in order to provide a high voltage quality at PCC. Otherwise, grid current harmonics are mitigated (current compensation mode) in order to avoid excessive harmonic supply by the grid.

II. MICROGRID DGS CONTROL SYSTEM

Fig. 1 shows the single-line diagram of a grid-connected microgrid consisting of electronically-interfaced DGs and dispersed linear and nonlinear loads. Microgrid is connected to the utility grid through a tie line (Z_g) and a transformer with the equal impedance of Z_t .

As shown in Fig. 1, the harmonic orders of PCC voltage $(v_{PCC_{abc}})$ and grid current $(i_{g_{abc}})$ are extracted by the measurement blocks (v_{dq}^h and i_{dq}^h as the hth harmonic of voltage and current, respectively) and sent to all DGs. Compensation is performed selectively for the main harmonics of PCC voltage or grid current; thus, it is only necessary to extract and send the data corresponding to these harmonics (here, 5^{th} and 7^{th} orders).

Since PCC can be far from DGs, low bandwidth communication (LBC) is applied for sending harmonic data. In order to ensure that LBC is sufficient, the transmitted data should consist of approximately dc signals. Hence, the PCC voltage and grid current harmonic components are extracted in dq (synchronous) reference frame [7] and then transmitted to each DG controller. Afterwards, as shown in Fig. 2, harmonic voltages and currents are transformed to $\alpha\beta$ (stationary) reference frame [7] and fed to "Selective Harmonic Compensator" block.

The structure of each DG power stage and control system is shown in Fig. 2. A feedforward loop is included in order to consider small variations of dc link voltage (V_{dc}). The reference of the DG output voltage ($v_{\alpha\beta}^*$) is provided by power controllers, virtual impedance loop and harmonic compensator. On the other hand, instantaneous output voltage

($v_{o_{abc}}$) is measured and transformed to $\alpha\beta$ frame ($v_{o_{\alpha\beta}}$). Then, according to $v_{\alpha\beta}^*$ and $v_{o_{\alpha\beta}}$, the reference current ($i_{\alpha\beta}^*$) is generated. Furthermore, LC filter inductor current is

transformed to $\alpha\beta$ frame ($i_{L_{\alpha\beta}}$) and controlled by the current controller to generate the reference voltage for the pulsewidth modulator (PWM). The main DG control blocks are explained in the following Subsections.




Fig. 1. Structure and control system of a grid-connected microgrid.




Fig. 2. DG power stage and control system.




Fig. 3. Block diagram of selective virtual impedance.

A. Fundamental Powers Controllers

In a mainly inductive grid-connected microgrid, fundamental frequency active and reactive powers of each DG unit can be controlled by the following characteristics [8]:

$$\phi^* = \phi_0 + m_P(P^* - P) + m_I \int (P^* - P) dt$$
 (1)

$$E^* = E_0 + n_P(Q^* - Q) + n_I \int (Q^* - Q) dt$$
 (2)

where

- P: fundamental active power
- Q: fundamental reactive power
- P^* : fundamental active power reference
- Q^* : fundamental reactive power reference
- E*: voltage amplitude reference
- ϕ^* : phase angle reference
- E_0 : rated voltage amplitude
- ϕ_0 : rated phase angle $(\int \omega_0 dt = \omega_0 \cdot t)$
- ω_0 : rated frequency
- m_P : active power proportional coefficient
- m_I : active power integral coefficient
- n_P : reactive power proportional coefficient
- n_I : reactive power integral coefficient

Details of power calculation are presented in [7] and [8].

B. Voltage and Current Controllers

Proportional-resonant (PR) controllers are applied for voltage and current control. The resonant terms are tuned at fundamental and 5th and 7th harmonic frequencies [7].

C. Virtual Impedance Loop

Including virtual impedance at fundamental frequency enhances the performance and stability of power controllers. Furthermore, the virtual impedance can improve the sharing of nonlinear (harmonic) load among parallel converters [7]-[12].

The basic structure of virtual impedance for $\alpha\beta$ frame has been proposed in [10]. Here, this structure is extended as shown in Fig. 3 by adding the virtual resistances at harmonic frequencies. In this Fig., R_{ν} and L_{ν} are the fundamental frequency virtual resistance and inductance, respectively, and

 $R_{\nu,h}$ is the virtual resistance at hth harmonic (here, h=5,7 as the main harmonic orders). As seen in Figs. 2 and 3, $\alpha\beta$ components of instantaneous output current ($i_{o_{\alpha\beta}}$) are fed to virtual impedance loop. Then, fundamental component ($i_{o_{\alpha\beta}}^1$) and harmonic orders ($i_{o_{\alpha\beta}}^h$ for hth harmonic) are extracted and applied to implement selective virtual impedance.

D. Selective Harmonic Compensator

The details of "Selective Harmonic Compensator" block of Fig. 2 are presented in Fig. 4 for DG number i (DGi). Harmonic compensation is performed selectively for the main harmonics of PCC voltage or grid current depending on the compensation mode. Voltage compensation mode is activated in order to provide high voltage quality for the sensitive loads connected to PCC, while the aim in current compensation mode is to mitigate the harmonic content of the grid current. This way, the thermal stress on the grid-connection transformer due to the current harmonic content will be alleviated; furthermore, the voltage of the buses in the main grid which are adjacent to PCC will not be distorted due to harmonic current flow.

As depicted in Fig. 4, compensator structure is the same for both modes, however, the proper input should be selected for each mode as shown by "Compensation Mode Selection" block, e.g. $v_{\alpha\beta}^h$ for voltage compensation mode (selector at

tap 1). Compensation reference for h^{th} harmonic ($v_{c,h}^*$) is generated separately and then, all compensation references are added together. Afterwards, the resultant value is multiplied by the ratio of DGi rated capacity ($S_{0,i}$) to the total

capacity of the microgrid DGs $(\sum_{j=1}^{n} S_{0,j})$ to generate total

compensation reference (v_c^*) which is inserted as a voltage reference in the control system of Fig. 2. This way, the compensation workload is distributed among microgrid DGs considering their rated capacities.




Fig. 4. Selective harmonic compensator block of DGi.

According to Fig. 4, $v_{c,h}^*$ is generated as follows:

$$v_{c,h}^* = \left(v_{\alpha\beta}^h \text{ or } i_{\alpha\beta}^h\right) \cdot CG_h \cdot \left(HD_{I,h}^{\max} - HD_{I,h}\right)$$
 (3)
where CG_h is the compensation gain for hth harmonic. CG_h is

a constant which is the same for all DGs. $HD_{I,h}$ represents the hth harmonic distortion index of DG output current and $HD_{I,h}^{\max}$ is the maximum value of $HD_{I,h}$ (here, $HD_{I,h}^{\max}=1$). $HD_{I,h}$ is defined as the magnitude ratio of hth harmonic to fundamental component of DG output current. Here, it is calculated as the ratio of rectified waveforms average values as shown in Fig. 4. Fundamental component and hth harmonic of α -axis output current ($i_{o_{\alpha}}^{1}$ and $i_{o_{\alpha}}^{h}$, respectively) are extracted. Then, $i_{o_{\alpha}}^{1}$ and $i_{o_{\alpha}}^{o}$ are rectified using absolute (abs) functions. Afterwards, LPFs are used to calculate average values ($\overline{i}_{o_{\alpha}}^{1}$ and $\overline{i}_{o_{\alpha}}^{h}$, respectively). Finally, $HD_{I,h}$ is calculated through dividing $\overline{i}_{o_{\alpha}}^{h}$ by $\overline{i}_{o_{\alpha}}^{1}$.

 $HD_{I,h}$ is considered as the index of hth voltage harmonic compensation effort. In fact, compensation of each harmonic order of PCC voltage or grid current is achieved through injecting respective current harmonic by the DGs. Thus, including $\left(HD_{I,h}^{\max} - HD_{I,h}\right)$ term in equation (3) contributes towards harmonic compensation effort sharing among DGs. In fact, increase of compensation effort leads to $HD_{I,h}$ increase, $\left(HD_{I,h}^{\max} - HD_{I,h}\right)$ and consequently the effort is decreased. So, an inherent negative feedback exists in the compensation method.

III. SIMULATION RESULTS

The electrical system of Fig. 5 which comprises a two-DG grid-connected microgrid and the utility grid is considered as the test system. DG1 is rated at double capacity comparing to DG2 (S_{0l} =2 S_{02}). It is assumed that the grid voltage is distorted by 3% (of fundamental voltage) 5th and 7th voltage harmonics. A diode rectifier is considered as the nonlinear load; also, a star-connected linear load (Z_L) is connected to PCC.

Power stage and control system parameters are listed in Tables I and II. As seen in Table I, $Z_{\ell 1} = 2 \cdot Z_{\ell 2}$ in order to simulate asymmetrical DG tie lines. The parameters of power controllers and virtual impedances are selected considering the different ratings of the DGs $(S_{0I}=2S_{02})$ while the parameters of voltage and current controllers are the same for both DGs.

DG1 and DG2 reference values of fundamental active powers are $P_1^* = 2000W$ and $P_2^* = 1000W$, respectively,

while the reference reactive powers are set to $Q_1^* = 500 VAr$ and $Q_2^* = 250 VAr$.

Four simulation cases are considered:

- Case 1 $(0 \le t < 2s)$: DGs operate with only fundamental virtual impedance and harmonic compensation is not acting.
- Case2 $(2 \le t < 3.5s)$: Harmonic virtual resistances are added
- Case3 $(3.5 \le t < 5s)$: PCC voltage compensation as well as fundamental and harmonic virtual impedances are acting.
- Case4 $(3.5 \le t < 5s)$: Grid current compensation as well as fundamental and harmonic virtual impedances are acting.

A. Case 1

As seen in Table III, before activating the harmonic virtual resistances, DGs output voltages are approximately free of harmonic distortion. It demonstrates the effectiveness of DGs controller in tracking the voltage reference. But, PCC voltage is distorted noticeably due to harmonic voltage drop on the DG tie lines. As depicted in Figs. 6(a) and (b), the reference of fundamental active and reactive powers are tracked properly in the interval comprising Cases1-3. It demonstrates the effectiveness of power controllers. The same results are obtained for Case 4. But, it can be noticed from Table IV that before addition of harmonic virtual resistances at t=2s, the total currents supplied by the DGs are not in proportion to their ratings due to improper sharing of harmonic components.

B. Case 2

Harmonic virtual resistances are added at t=2s. As seen in Table IV, the current sharing of DGs is improved noticeably, however, still is not in proportion to the DGs rated powers. The sharing improvement is achieved at the expense of voltage distortion increase at DGs terminals and consequently at PCC, as can be observed in Table III.




Fig. 5. Test system for simulation studies.




Fig. 6. Power sharing: (a) active power, (b) reactive power

C. Case3

Selective compensation of PCC voltage main harmonics is activated at t =3.5s. It leads to significant reduction of PCC voltage harmonic distortion as observed in Table III.

Also, it can be observed in Table III that the harmonic compensation is achieved by the increase of DG1 output voltage distortion. Note that DG1 tie line impedance is relatively high; also, the nonlinear load supplied by this DG is more than the amount supplied by DG2. Thus, after compensation activation, the output voltage of this DG has become distorted in order to compensate these harmonic voltage drops and provide approximately sinusoidal voltage at PCC. On the other hand, due to low value of the tie line impedance and non-fundamental power of DG2, harmonic distortion of PCC and DG2 change with approximately similar behavior as seen in Table III.

Moreover, as shown in Table IV, sharing of the current between DGs is significantly improved after harmonic compensation. The proper sharing of harmonic load is provided by harmonic virtual resistances as well as good sharing of compensation effort.

D. Case4

As seen in Table IV, the grid current is noticeably distorted in Cases 1-3. In this case current compensation mode is activated. According to Table IV, the quality of grid current is improved, significantly; furthermore, the current is properly shared between DGs. However, PCC voltage is made distorted as shown in Table III.

IV. CONCLUSIONS

A method has been proposed for selective compensation of PCC voltage and grid current main harmonics in a grid-connected microgrid. Harmonic compensation is achieved through proper control of DGs interface converters. A novel approach is proposed for sharing of compensation effort among DGs. Furthermore, a selective virtual resistance loop

is included in order to improve nonlinear sharing. Simulation results show that by applying the proposed method, the quality of PCC voltage quality or grid current can be significantly improved, depending on the selected compensation mode; furthermore, DGs supplied currents are in proportion to their rated capacities.

TABLE I POWER STAGE PARAMETERS

TOWER DIFFICE THE REFERE										
de link voltage	LC Filter Inductance	LC Filter Capacitance	Utility Tie line	Nonlinear Load Tie Line						
V _{dc} (V)	L (mH)	C (μF)	$Z_g + Z_t$ (Ω, mH)	Z (Ω, mH)						
650	1.8	25	1, 6	0.15, 1.5						
DG ₁ /DG ₂ Tie Line		Nonline	Linear Load							
$Z_{\ell 1}/Z_{\ell 2}$		C_{NL}/R	Z_L							
$(\Omega$?,mH)	$(\mu F)/(\Omega$	(Ω, mH)							
0.3,3/	0.15,1.5	235/10	50,20							


TABLE II
DGS CONTROL SYSTEM CONTROLLER PARAMETERS

	DGS	CONT	ROL S	YSTEM (JONTRO	LLER	PARA	METERS	5		
				Power C	Controll	ers					
DG1				DG2							
m_p (rad/W)		m_i (rad/W.s)		m_p (rad/W)			m_i (rad/W.s)				
10 ⁻⁵		10 ⁻⁴		2×10 ⁻⁵			2×10 ⁻⁴				
$n_p (V/VAr)$		n_i (V/VAr.s)		$n_p (V/VAr)$		$n_i (V/VAr.s)$					
0.5×10	0.5×10 ⁻¹		10 ⁻¹		10 ⁻¹		2×10 ⁻¹				
Virtual Impedance											
		DG2									
$R_{_{V}}$ (Ω)		Δγ ()		$R_{v,7}$ $R_{v,7}$ $R_{v,9}$		Ω)	$L_{_{V}}$ (mH)		$R_{v,5}, R_{v,7}$ (Ω)		
0.2	2	2		7				4 8			
Voltage Controller [7]											
k_{pV}	k_{pV}		ĺ	k_{rV_5}		k_{rV_7}		ω_{cV} (rad/s)			
1		100	0 5		0	50		2			
Current Controller [7]											
k_{pI}	k_{pI}		1	k_{rI_5}		k_{rI7}			ω_{cI} (rad/s)		
5	5		1000		100		100		2		
		S	electiv	e Harm	onic Co	mpen	sator				
voltage compensation mode					current compensation mode						
CG_5		CG_7		CG_5			CG_7				
-70		-25		360			1000				


REFERENCES

- [1] IEEE Guide for Design, Operation, and Integration of Distributed Resource Island Systems with Electric Power Systems, IEEE Standard 1547.4-2011, 2011.
- [2] T. Takeshita, and N. Matsui, "Current waveform control of PWM converter system for harmonic suppression on distribution system," IEEE Trans. Ind. Electron., vol. 50, no. 6, pp. 1134-1139, Dec. 2003.
- [3] M. Prodanovic, K. D. Brabandere, J. V. Keybus, T. C. Green, and J. Driesen, "Harmonic and reactive power compensation as ancillary services in inverter-based distributed generation," *IET Gener. Transm. Distrib.*, vol. 1, no. 3, np. 432-438, May 2007
- Distrib., vol. 1, no. 3, pp. 432-438, May 2007.
 [4] J. He, Y. W. Li, and M. S. Munir, "A flexible harmonic control approach through voltage controlled DG-grid interfacing converters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 444-455, Jan. 2012.
- [5] T. L. Lee, and P. T. Cheng, "Design of a new cooperative harmonic filtering strategy for distributed generation interface converters in an islanding network," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1919-1927, Sept. 2007.
- [6] K. Wada, H. Fujita, and H. Akagi, "Considerations of a shunt active filter based on voltage detection for installation on a long distribution feeder," *IEEE Trans. Ind. Appl.*, vol. 38, no. 4, pp. 1123-1130, Jul./Aug. 2002.

TABLE III
VOLTAGE WAVEFORMS AT DIFFERENT SIMULATION CASES



CURRENT WAVEFORMS AT DIFFERENT SIMULATION CASES



- [7] M. Savaghebi, J. M. Guerrero, A. Jalilian, J. C. Vasquez, and T. L. Lee, "Hierarchical control scheme for voltage harmonics compensation in an islanded droop-controlled microgrid," in *Proc 2011*, 9th Int. Conf. Power Electron. and Drive Syst. (PEDS), pp. 89-94.
- [8] J. C. Vasquez, J. M. Guerrero, M. Savaghebi, and R. Teodorescu, "Modeling, analysis, and design of stationary reference frame droop controlled parallel three-phase voltage source inverters," in *Proc* 2011, 8th Int. Conf. on Power Electron. (ICPE), pp. 272-279.
- [9] J. M. Guerrero, J. C. Vasquez, J. Matas, L. G. de Vicuña, and M. Castilla, "Hierarchical control of droop-controlled AC and DC
- microgrids—a general approach toward standardization," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 158-172, Jan. 2011. [10] J. He, and Y. W. Li, "Analysis and design of interfacing inverter
- [10] J. He, and Y. W. Li, "Analysis and design of interfacing inverter output virtual impedance in a low voltage microgrid," in *Proc 2010*, *Energy Conv. Cong. and Exp. (ECCE)*, pp. 2857–2864.
- [11] S. J. Chiang, C. Y. Yen, and K. T. Chang, "A multimodule parallelable series-connected PWM voltage regulator," *IEEE Trans. Ind. Electron.*, vol. 48, no. 3, pp. 506-516, Jun. 2001.
- Ind. Electron., vol. 48, no. 3, pp. 506-516, Jun. 2001.
 [12] U. Borup, F. Blaabjerg, and P. N. Enjeti, "Sharing of nonlinear load in parallel-connected three-phase converters," *IEEE Trans. Ind. Appl.*, vol. 37, no. 6, pp. 1817–1823, Nov./Dec. 2001.