A Simplified Control Architecture for Three-Phase Inverters in Modular UPS Application with Shunt Active Power Filter Embedded

Chi Zhang¹, Josep M. Guerrero¹, Juan C. Vasquez¹
Email: {zhc, joz, juq}@et.aau.dk
¹ Department of Energy Technology, Aalborg University, Aalborg, Denmark

Abstract— In this paper, a simplified control architecture, including individual layer control and recover layer control, is proposed for a modular online uninterruptible power supply (UPS) system. The parallel control algorithm of the DC/AC modules are mainly concentrates on the active power sharing performance due to the existence of the shunt active power filter (APF). APF will deal with the reactive power brought by the nonlinear load to guarantee that all DC/AC modules are faced with a resistive type load. On the other hand, since there is no regulation on the UPS output voltage frequency or phase angle, the recovery layer control is only concerned with the amplitude of the UPS output voltage, which means that the working load of the communication network is reduced by half. Consequently, the reliability of the system is improved. Experimental results are presented in this paper in order to validate the proposed system architecture and control.

Keywords— Modular UPS system, Simplified control architecture, shunt active power filter.

I. INTRODUCTION

Nowadays, the active development of modern technologies has brought more and more challenge to the utility [1]. Issues, related with the power quality of the utility, are receiving more and more attention from both researchers and engineers. UPS system, which is a good power quality regulator, is developing fast since it is capable of supporting many critical load, such as medical equipment, database and so on, in case of the utility blackout.

Normally, the UPS system is able to be categorized into three types, namely offline, online and line-interactive according to the IEC-62040-3 [2]. Online UPS system, which is also known as double conversion UPS, is proliferating fast due to its outstanding capability of cancelling the distortion of the utility [3]-[5]. However, a conventional online UPS system is lack of flexibility and expandability. Thus this leads to the development of modular online UPS system [6].

In Fig. 1, a typical modular online UPS system is shown. Normally, it is consisted of an AC/DC, a battery pack, an isolating transformer and numbers of DC/AC modules that are working together as the inverter stage at the same time. Such kind of system structure allows the system to be expanded easily and maintained without interrupting the system working condition. As a result, parallel technologies for DC/ACs are becoming a dominant issue that will affect the system performance.

A number of parallel control algorithms were proposed, namely central control [7], master-slave [8], [9] and average load sharing [10], [11]. However, they depend on interactive lines between different modules. These critical interaction lines will reduce the reliability of the system and increase the cost of the system. Thus parallel technology based on “droop control” comes to the fore [12], [13]. Interactive lines are avoided but it needs to regulate to the output voltage amplitude, frequency or phase angle of the system, which results in deviations between voltage reference and actual output voltage. This is an undesired condition for an online UPS system. So voltage recover control is required [14]. Since the mature DSP technology gives a small communication delay for CAN bus [15], compensating values for voltage reference that are calculated by voltage recover control loop is transferred through a CAN communication network. Normally, six values, including three phase voltage amplitude and three phase angle, are broadcast through the CAN bus. Nevertheless, CAN bus still has some possibility of failure. And it is still critical to reduce the communication burden of CAN bus.

APF, as one of the most commercialized harmonic dealers, is developing actively during the past decades [16]. Normally, there are two categories, namely voltage type and current type [17]. The voltage type is mainly dealing with the voltage and it will compensate the voltage distortion. However, it usually requires an isolating transformer and this will increase the system cost [16]. Current types, also known as shunt active power filter is mainly concentrating on eliminating current
harmonics flowing from the source. It can be connected to the front end of the load directly.

In this paper, a shunt active power filter is connected to the output of the UPS system, as shown in Fig. 1. Thus all DC/AC modules will see resistive load no matter which kind of load the system has since the shunt APF eliminates the harmonics brought by the load. As a result, DC/AC modules provide only active power. Hereby, a virtual resistor is inserted into the control loop, which aims at sharing active power equally among all the modules. No reactive power issues are required to be taken into consideration, which means that there is no regulation on voltage frequency or phase angle. In the recovery layer control, only compensation for the voltage amplitude drop caused by virtual resistor is considered. So three phase compensating values for voltage amplitude references are sent in the CAN bus network, which means that the working load of the CAN bus network is reduced to half.

This paper is organized as follows. Section II depicts the basic control architecture of the proposed modular UPS system while Section III presents the critical parameters analysis. Simulation results are presented in Section IV. And Section V shows the experimental results, which validate the analysis. Simulation results are presented in Section IV. And Section V shows the experimental results, which validate the analysis. Finally, a conclusion is presented in Section VI.

II. PROPOSED CONTROL ARCHITECTURE FOR ONLINE MODULAR UPS SYSTEM

As shown in Fig. 1, the proposed modular UPS system mainly are divided into two parts, namely conventional UPS part and APF part. So in this Section, the control will be explained in two parts separately.

A. Conventional UPS Part Control Scheme

In convention UPS part, the control is carried out in two layers - individual layer and recover layer.

Individual layer control, as shown in Fig. 2, mainly concentrates on voltage regulation of each DC/AC module, which is considered in abc frame,

\[ G_v(s) = k_p + \frac{k_i s}{s^2 + \omega^2} \]  

\[ G_v(s) = k_p + \frac{k_i s}{s^2 + \omega^2} \]  

being \( k_p \), \( k_i \), \( \omega \), \( h \), \( k_p \), and \( k_i \) as voltage proportional term, fundamental frequency voltage resonant term, fundamental frequency, harmonic order, current proportional term and fundamental frequency current resonant term respectively. Although PR controller has the ability to compensate the output voltage in linear load condition, it is not required here since the harmonics are mainly eliminated by the shunt type APF.

In order to achieve equal active power sharing among DC/AC modules, a virtual resistor loop is inserted into the control loop, as shown in Fig. 3. It is known that the output voltage amplitude will be decreased proportionally to the virtual resistor value if it is set to be a fixed value,

\[ V_{nk} = V_{nref} - R_{v_{ir}} i_{nk} \]  

Here \( n \) is the number of DC/AC module (1, 2, 3…N), \( k \) is the phase order (a, b, c), \( V_{nref} \) is the nominal voltage reference and \( R_{v_{ir}} \) is the virtual resistor.

Each phase voltage references are calculated and modified respectively, referring to (4), (5) and (6), making preparations for unbalance load compensation,

\[ v_a = (V_{nref} - R_{v_{ir}} i_{a}) \cdot \sin(\omega t + \delta_{utility_a}) \]  

\[ v_b = (V_{nref} - R_{v_{ir}} i_{b}) \cdot \sin(\omega t + \delta_{utility_b}) \]  

\[ v_c = (V_{nref} - R_{v_{ir}} i_{c}) \cdot \sin(\omega t + \delta_{utility_c}) \]  

Consequently, without a recover loop, the output voltage always has deviations with the given reference. In order to keep the output voltage synchronized with the given reference, a voltage recover controller is used. Hereby, the central control monitors the AC bus voltage amplitude (RMS) value, through a typical PI controller,

\[ v_{k_{rec}} = (V_{utility_k} - V_{bus_k}) \cdot G_{v_{rec}}(s) \]  

\[ G_{v_{rec}}(s) = k_{pv_{rec}} + \frac{k_{iv_{rec}}}{s} \]  

a voltage compensating reference can be calculated, which is transferred to all the DC/AC modules through CAN bus network as shown in Fig. 3. Hereby, \( k_{pv_{rec}} \) and \( k_{iv_{rec}} \) are the proportional term and integral term for voltage recovery.

B. APF Part Control Scheme

APF, as one of the most commercialized harmonic
eliminator, used various kinds of control architecture [18]-[21]. Normally, a double DQ-frame controller is used including positive-sequence and negative-sequence. DQ frame harmonic detection methods need to know the exact harmonic orders to extract harmonic current reference for APF. Usually, nonlinear load, such as uncontrolled rectifiers, will bring mainly 5th, 7th and 11th harmonics. In the control architectures, only these three orders are controlled. But actually the harmonic content consist many other harmonic component, as shown in Fig. 4. If the more harmonics are required to be eliminated, harmonic extraction part will laid more working load on the control part.

In this paper, Fast Fourier Transformation (FFT) is used to extract the harmonic component in the load current without considering the exact harmonic order. Thus the detailed control structure of APF is derived as shown in Fig. 5. A double loop scheme, including voltage loop -aiming at controlling DC capacitor voltage and current loop -compensate harmonic current, is chosen,

\[
G_{pl}(s) = k_{pdc} + \frac{k_{idc}}{s} \\
G_{pl-c}(s) = k_{p-c} + \frac{k_{ic}}{s}
\]

being \(k_{pdc}\), \(k_{idc}\), \(k_{p-c}\), and \(k_{ic}\) as DC voltage proportional term, DC voltage integral term, current proportional term and current integral term respectively.

### III. STABILITY ANALYSIS

Since the system is constructed mainly in two part. The critical parameters impact on system stability will be analyzed in conventional UPS system and APF respectively.

#### A. Conventional UPS System

Based on Fig. 2, the voltage and current inner loop is considered in \(\alpha\beta\) frame. In order to obtain a detailed mathematical model for the control, a delay block due to PWM and sampling is given,

\[
G_{d}(s) = \frac{1}{1.5T_s s + 1}
\]

where \(T_s\) is the PWM period. So by combining (1), (2) and (12), transfer function from reference voltage to output capacitor voltage is derived,

\[
G(s) = \frac{d}{a s^2 + b s + c}
\]

with \(a = L R_{Load} C\), \(b = L + G_{current} G_d R_{Load} C\), \(c = R_{Load} + G_{current} G_d + G_{voltage} G_{current} G_d R_{Load}\), where \(L\), \(C\) and \(R_{Load}\) are filter inductance, filter capacitance and load respectively. Consequently, bode diagram of the system is presented in Fig. 6. It can be observed that 0 dB is achieved on the fundamental frequency (50Hz). With the proportional term \(k_{pv}\) increasing, the gain in low frequency range is increased. A similar performance is observed in the current loop, as shown in Fig. 6(b).

Since output voltage amplitude of the UPS system is decreased proportionally to the inductor current while considering a fixed virtual resistor value. According to the IEC 62040-3, voltage variation should be limited to minimum 10% due to different load condition. So according to the full load working condition, the virtual resistor value can be chosen as,

\[
\left| \frac{i_L}{Z_{vir}} \right| \leq 0.1 \text{ (13)}
\]

being \(i_L\), \(V_{max}\) as the inductor current under full load condition and nominal output voltage amplitude respectively.

Furthermore, voltage recover control is presented with \(G_{delay}\) being the delay function caused by communication network in Fig. 7. Since the AC bus voltage is directly used to achieve the voltage recover control, the diagram shown in Fig. 3 is able to be simplified as shown in Fig. 7 by considering that the inner loop of each DC/AC module is well tuned and operated (\(v_{bus}\) is equal to \(v\)). The transfer function for voltage recover is obtained by considering \(G_{delay}\) as the time delay of CAN bus,
Considering the dynamic performance of the system, the closed loop function is expressed as follows by giving $G_{\text{delay}}$:

$$v = \frac{G_{\text{v,rec}} G_{\text{delay}} v_{\text{ref}} + v_{nk_{\text{ref}}} - Z_{\text{vir}} i_{\text{Lnk}}}{1 + G_{\text{v,rec}} G_{\text{delay}}}$$  \hspace{1cm} (14)

The amplitude restoration process is presented in Fig. 7. Control loop for voltage recovery.

the same type as $G_d$ but with a different $T_s$,

$$G_{\text{rec}}(s) = \frac{1.5 Z_{\text{vir}} T_s s^2 + s}{1.5 T_s s^2 + (1 + k_{pv_{\text{rec}}}) s + k_{iv_{\text{rec}}}}$$  \hspace{1cm} (15)

Fig. 8 shows the $pz$ map of voltage restoration control block. While $k_{pv_{\text{rec}}}$ is moving from 0 to 2, one dominating pole moves obviously towards origin point while the second one tends to move inconspicuously towards unstable area but still in the stable region, as shown in Fig. 8(a). Also, it can be observed that $k_{iv_{\text{rec}}}$ has indistinctive effect on the dominating poles’ movements. Both two dominating poles almost stay in the same position with changing $k_{iv_{\text{rec}}}$. So mainly, $k_{pv_{\text{rec}}}$ determines system dominating poles’ position, which indicates crucial impacts on system performance.

B. Analysis for APF

Since control diagram architecture for APF is similar to a conventional three phase grid-connected converter, a similar analysis method is adopted.

Fig. 9 shows the current loop for APF in $DQ$ frame by considering

$$G_f(s) = \frac{1}{L s}$$  \hspace{1cm} (16)

As a result, the transfer function for current loop is derived,

$$G_{\text{capf}} = \frac{k_{p_{\text{c}}} s + k_i}{1.5 T_s \bar{C} s^3 + \bar{C} s^2 + k_{p_{\text{c}}} s + k_{i_{\text{c}}}}$$  \hspace{1cm} (17)

In Fig. 10, pole-zero map for current loop is presented. With $k_{p_{\text{c}}}$ moving from 0 to 100, dominating poles of current loop is moving towards the left inside the stable region.

On the other hand, the DC capacitor voltage control loop is shown in Fig. 11. Hereby, the current is treated as an ideal loop, which is $1/(3 s T_s)$. The transfer function for DC voltage control loop is derived,

$$G_{\text{dc}}(s) = \frac{\sqrt{3} (k_{p_{\text{dc}}} s + k_{i_{\text{dc}}})}{6 \bar{C} T_s s^3 + 2 \bar{C} s^2 + \sqrt{3} k_{p_{\text{dc}}} s + \sqrt{3} k_{i_{\text{dc}}}}$$  \hspace{1cm} (18)

When proportional term $k_{p_{\text{dc}}}$ is changing from 0 to 2, two dominating poles are moving from unstable region into stable area while the other dominating poles are moving in the right direction inside the stable region as shown in Fig. 12.

![Fig. 7. Control loop for voltage recovery.](image1)

![Fig. 8. PZ map of voltage amplitude restoration. (a) $pz$ map with variable $k_{pv_{\text{rec}}}$. (b) $pz$ map with variable $k_{iv_{\text{rec}}}$.)](image2)
Table I. With the virtual impedance loop, active power was nonlinear load. Detailed THD performance is presented in Table I. From Table I, it can be seen that 5th, 7th, 11th, 13th and other harmonics brought by nonlinear load and the utility are well suppressed by the APF. And APF lets this kind of hybrid load present resistive features. Consequently, the AC bus voltage shape in normal condition is well controlled by DC/AC converter parallel operation.

IV. SIMULATION RESULTS

A three-DC/AC-module online UPS system with APF embedded, as shown in Fig. 1, was established in the PLECS. Fig. 13 presents the simulation results under non-ideal utility. Also the total load current flowing out of the UPS system was kept sinusoidal at both modes. From Table I, it can be observed that total load current THD is controlled around 3% in Failure mode and around 1.5% in Normal mode. And in normal mode, AC bus voltage THD is kept under 1% since APF had dealt with nearly all the harmonics caused by nonlinear load. Detailed THD performance is presented in Table I. With the virtual impedance loop, active power was well shared among three DC/AC converter modules during the whole mode transition, as shown in Fig. 4(c). The Fourier analysis at t1, t2 and t3 are presented in Fig. 4(d), (e) and (f). It can be observed that 5th, 7th, 11th, 13th and other harmonics brought by nonlinear load and the utility are well suppressed by the APF. And APF lets this kind of hybrid load present resistive features. Consequently, the AC bus voltage shape in normal condition is well controlled by DC/AC converter parallel operation.

TABLE I. SYSTEM THD UNDER DIFFERENT CONDITION UNDER NON-IDEAL UTILITY

<table>
<thead>
<tr>
<th>Phase</th>
<th>AC Bus voltage (%)</th>
<th>Total load current (%)</th>
<th>Nonlinear load current (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal Mode</td>
<td>0.74 0.73 1.81</td>
<td>1.46 1.47 1.41</td>
<td>49.76 51.85 48.14</td>
</tr>
<tr>
<td>Failure Mode</td>
<td>2.53 2.53 2.53</td>
<td>3.06 2.96 2.98</td>
<td>48.83 48.82 48.81</td>
</tr>
<tr>
<td>Normal Mode</td>
<td>74 62 51</td>
<td>74 88 79</td>
<td>56 58 05</td>
</tr>
</tbody>
</table>

Fig. 13. Simulation results of mode transition under non-ideal utility. (a) Normal mode to Failure mode. (b) Failure mode to Normal mode. (c) Active power sharing performance.

Fig. 14. FFT Analysis in different condition. (a) t1, (b) t2, (c) t3.
V. EXPERIMENTAL RESULTS

A modular online UPS system shown in Fig. 1 was built in the intelligent MicroGrids laboratory (Fig. 15) [22], with four Danfoss converters, shown in Fig. 15. Two were working as DC/AC, one is AC/DC and the left one is the APF. The control items was established in the Matlab/Simulink and complied into the dSPACE 1006 to achieve the control of the whole system. Critical parameters are listed in the TABLE II. The performance of the proposed system structure is validated through experimental results.

TABLE II. PARAMETERS OF EXPERIMENTAL SETUP

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Converters</td>
<td>Switch frequency of AC/DC and DC/AC module</td>
<td>10kHz</td>
</tr>
<tr>
<td>f_{sw}</td>
<td>Filter inductance of DC/AC module</td>
<td>1.8mH</td>
</tr>
<tr>
<td>f_{sw_apf}</td>
<td>Capacitor of DC/AC module</td>
<td>27uF</td>
</tr>
<tr>
<td>L</td>
<td>Filter inductance of APF module</td>
<td>1.8mH</td>
</tr>
<tr>
<td>C</td>
<td>DC capacitor of APF</td>
<td>0.55mF</td>
</tr>
<tr>
<td>Inverters Control Parameters</td>
<td>Proportional voltage term</td>
<td>0.55</td>
</tr>
<tr>
<td>k_{pv}</td>
<td>Resonant voltage term</td>
<td>70</td>
</tr>
<tr>
<td>k_{rc}</td>
<td>Proportional current term</td>
<td>1.2</td>
</tr>
<tr>
<td>V_{ref}</td>
<td>Reference voltage</td>
<td>230V (RMS)</td>
</tr>
<tr>
<td>APF Control Parameters</td>
<td>Proportional voltage term</td>
<td>0.1</td>
</tr>
<tr>
<td>k_{pv_apf}</td>
<td>Integral voltage term</td>
<td>756</td>
</tr>
<tr>
<td>k_{pi_apf}</td>
<td>Proportional current term</td>
<td>65</td>
</tr>
<tr>
<td>V_{ref_apf}</td>
<td>Integral current term</td>
<td>2360</td>
</tr>
<tr>
<td>Secondary Control</td>
<td>Proportional phase term</td>
<td>3.2</td>
</tr>
<tr>
<td>k_{pv_rec}</td>
<td>Integral phase term</td>
<td>30.5</td>
</tr>
<tr>
<td>k_{iδ_rec}</td>
<td>Proportional phase term</td>
<td>0.2</td>
</tr>
<tr>
<td>k_{iδ_rec}</td>
<td>Integral phase term</td>
<td>9</td>
</tr>
</tbody>
</table>

A. The Performance of the Proposed APF

Fig. 16 shows the comparison of output voltage performance of the two DC/AC modules. It can be observed that although the load current peak almost reaches 10A (Fig. 12(a)), both modules output voltage are kept sinusoidal due to the existence of APF. On the other hand, the DC capacitor

![Fig. 15. Experimental setup.](image)

![Fig. 16. Comparison of output voltage performance of each module under nonlinear load condition. (a) load current. (b) output voltage of Module #1. (c) output voltage of Module #2.](image)

![Fig. 17. Performance of APF. (a) Capacitor voltage of APF. (b) Harmonic current reference of APF in DQ frame. (c). Actual output current of APF in DQ frame. (d). Reactive power of the two DC/AC modules. (e). Active power of the two DC/AC modules.](image)
voltage of the APF is controlled tightly around 700V as shown in Fig. 17(a). Since the APF control is proposed in $DQ$ frame, the current controller of APF is presented in Fig. 17(b) and (c). It can be seen that the output current of the APF tracks the harmonic current reference with small errors.

Furthermore, another function of the APF is to deal with all the reactive power in the system. In Fig. 17(d), it can be found that both modules reactive power is around 1360Var. Since the inductor current is used to calculate the reactive power of each module, so the reactive power brought by filter capacitance of $LC$ filter is also included. Theoretically, each module reactive power should be $3 \times 230^2 \times 2 \times \pi \times 50 \times 27e^{-6}$, which is 1346Var. Hereby, due to the steady state errors of the APF, not all the reactive power is eliminated. Quite a small amount, around 15Var, of it flows through each module. On the other hand, the virtual resistor loop guarantees that the active power is equally shared among the two modules, which is shown in Fig. 17(e). There is a 4W error between the two DC/AC modules.

**B. Total UPS System Test**

Since these DC/AC modules, AC/DC and APF are working together to make up a modular UPS system finally, the total system is tested in several different scenarios.

Fig. 18 presents the output line to line voltage of the proposed modular UPS system when the APF is connected or disconnected. Here the line to line voltage ($phase \ a$ to $phase \ b$) and $phase \ c$ load current were monitored through the scope. And the FFT analysis results of the voltage were also obtained. According to the dashed blue line in Fig. 18 (Part A and Part B), it can be observed that when the APF is connected to the system, the harmonic content of the load is compensated and the output voltage of the system is kept sinusoidal without any compensation control in each DC/AC module.

Moreover, since there is no phase recovery control in the proposed modular UPS system, the phase error between UPS output voltage and the utility voltage was observed, as presented in Fig. 19. Fig. 19(a) shows the hybrid load condition, which means that the load is composed of a three phase resistor and a three phase rectifier. It can be seen that there is a small phase error between the UPS output voltage and the utility voltage. Furthermore, the pure nonlinear load condition is also tested as shown in Fig. 19(b). With APF connected or disconnected, the phase error between the UPS system and the utility is kept quite small.

On the other hand, the load step test is also carried out in order to test the voltage amplitude recover control performance. In Fig. 20(a), a load step was performed at $t_a$ while the load is turned off at $t_b$. During the whole process, the active power is equally shared between the two modules. What’s more, the reactive power of the each module is almost kept the same value with some mall overshoot or dip due to the load step (Fig. 20(b)). In Fig. 20(c), RMS value of the UPS output voltage is recorded. There is a voltage overshoot or dip during the transient process, which is around 15V. Compared with nominal value (230V), it is around 6.5% of the nominal value and it meets the standard IEC 62040-3. Additionally, the UPS output voltage and current details are presented in Fig. 21. It can be found that the real-time voltage oscillation is quite small.

![Fig. 18. UPS line to line voltage and phase c current under nonlinear load condition. (a) Without APF. (b) With APF.](image)

**VI. CONCLUSION**

In this paper, a simplified control architecture is proposed
by embedding an APF into the modular online UPS system. Due to the APF, reactive power is almost eliminated to make sure that all DC/AC modules are dealing with active power. And equal active power sharing among modules is achieved due to virtual impedance loop. And AC bus voltage is well controlled and it meets the standard IEC 64020-3. Furthermore, communication burden for CAN bus network is reduced to half since only three phase voltage amplitude are required to recover, which means that a higher reliability. Experimental results are shown in order to validate the proposed control architecture.

![Figure 20](image_url)  
Fig. 20. Hybrid load step test. (a) Active power of each module. (b) Reactive power of each module. (c) Output voltage of the total UPS (RMS).

![Figure 21](image_url)  
Fig. 21. Transient details of the system (a) Voltage and current details at \( t_a \). (b) Voltage and current details at \( t_b \).