
Yang Han, Member, IEEE, Mingyu Luo, Xin Zhao, Josep M. Guerrero, Fellow, IEEE, and Lin Xu

Abstract—The orthogonal signal generator based phase-locked loops (OSG-PLLs) are among the most popular single-phase PLLs within the areas of power electronics and power systems, mainly because they are often easy to implement and offer a robust performance against the grid disturbances. The main aim of this paper is to present a survey of the comparative performance evaluation among the state-of-the-art OSG-PLLs (include Delay-PLL, Deri-PLL, Park-PLL, SOGI-PLL, DEOE-PLL, VTD-PLL, CCF-PLL, and TPFA-PLL) under different grid disturbances such as voltage sags, phase and frequency jumps, and in the presence of dc offset, harmonic components, and white noise in their input. This analysis provides a useful insight about the advantages and disadvantages of these PLLs. The performance enhancement of Delay-PLL, Deri-PLL, and CCF-PLL by including a moving average (MAF) filter into their structure is another goal of this paper.

Index Terms—Frequency estimation, orthogonal signal generator (OSG), phase estimation, phase-locked loop (PLL), single-phase, synchronization.

I. INTRODUCTION

The accurate extraction of the grid voltage phase-angle and frequency is of vital importance to ensure stable operation of grid-connected power electronic based equipment such as active power filters, uninterruptible power supplies, dynamic voltage restores, etc. [1-3]. However, the power quality issues caused by ever increasing penetration of the renewable energy sources such as the photovoltaic (PV) and wind power into the utility grid, as well as the proliferation of power electronics based loads in power systems has made this task more challenging than before. To tackle this problem, many advanced synchronization techniques have been proposed in recent years [1-13].

The Fourier Transform based techniques such as the discrete Fourier Transform [4], [5] and the fast Fourier Transform [6] are the basic methods for the spectrum analysis of power signals and extraction of the grid voltage phase, frequency, and amplitude. However, these techniques often assume that the grid voltage waveform is periodic and repetitive, which may lead to spectrum leakage problem due to unsynchronized sampling effect, causing errors for frequency and phase angle detection [7]. The Kalman Filter (KF) and the Extended Kalman Filter methods are alternative techniques for instantaneous tracking of grid voltage parameters [8]. However, the KF method is computationally demanding [9]. Some other techniques, such as the methods based on adaptive notch filter [10], zero-crossing detection method [11] and frequency-locked loop (PLL) [12]-[13] were also presented in recent literature to analyze the grid voltage phase angle.

The PLL algorithms are probably the most popular synchronization techniques for the grid-connected inverters applications owing to their ease of implementation and robustness [14]-[21]. Generally, a PLL is composed of three parts: phase detector (PD), loop filter (LF) and voltage-controlled oscillator (VCO) [22]. The LF normally is a proportional-integral (PI) controller which results in a type-2 control system (a control system of type-N has N poles at the origin in its open-loop transfer function) [23]. In most cases, a first-order low-pass filter (LPF) is also cascaded with the PI controller to improve the PLL filtering capability. The first-order LPF, however, has a limited ability to suppress the grid disturbances. Therefore, under some scenarios, it may be useful to use higher order LPFs in the PLL control loop [24].

From the PD point of view, the simplest PLL is a power-based PLL (pPLL), which uses a sinusoidal multiplier as...
the PD [25]. The PLL, however, suffers from remarkable double-frequency oscillations in their estimated quantities. A dynamic analysis and performance evaluation of the PLL can be found in [26]. To overcome this drawback of the PLL, some modifications have been suggested. In [27], a method based on peak voltage detection was proposed by Thacker et al. and in [28], a modified PLL with double frequency and amplitude compensation method was presented by Golestan et al. Another approach to deal with the aforementioned problem of PLLs is using an orthogonal signal generation (OSG) based PD in the PLL structure. These PDs use an OSG unit to create a fictitious orthogonal signal from the original single-phase signal [29]-[32]. In retrospect, the delay-based PLL (here named as Delay-PLL) is regarded as the earliest and simplest OSG-PLL method and its performance analysis was presented in [32]. Another simple method to generate an orthogonal signal is used a derivator (here named as Deri-PLL), however, this kind of PLL is rarely used in practical applications due to the high sensitivity under distorted grid voltage conditions.

In recently years, some new OSG schemes have been presented, such as the PD based on second-order generalized integrator (corresponding to the SOGI-PLL) and inverse-park transform (corresponding to the Park-PLL), which show relatively fast transient response, high disturbance rejection capability, and a robust performance [7], [22]. The SOGI scheme was first proposed in 2006 by Ciobotaru et al. [33]. In [34], a multiple SOGI plus a PLL scheme was proposed by Rodriguez et al., in which the dual SOGI acts as the basic module called MSOGI-PLL, which can be used to detect the different harmonic components of the input signal. A modified SOGI-based OSG was proposed by Karimi Ghartemani et al. [18], in which an integrator is added to the SOGI structure to deal with the problem of dc offset. The Park-PLL also shows satisfactory performance under various grid voltage disturbance scenarios. In [35], the Park-PLL was used in a single-phase PV-power generation system to make the system more robust. In [22], a detailed mathematical analysis about the Park-PLL and SOGI-PLL was proposed by Golestan et al. and it is shown that these two PLL structures are equivalent to each other, from the control point of view.

On the other hand, the complex-coefficient filter (CCF) also has drawn much attention. In [36], a detail analysis about the CCF and multiple-CCF was presented and in [37], the design of the MCCF-PLL was suggested. In [38], the CCF-PLL based on the z-domain was introduced, in which the negative frequency component can be effectively removed by using the CCF block. Therefore, the CCF shown in [38] can be considered as a kind of OSG. In [39], the PLL using the dc offset error compensation (DOEC-PLL) was proposed, which is capable of eliminating dc component effectively. The variable time-delay PLL (VTD-PLL) was presented in [40], which is a software-PLL (SPLL) and can achieve a fast transient response with low computational burden. The PD of the VTD-PLL consists of a sinusoidal multiplier, thus, VTD-PLL can be seen as an extension of the PLL. Further, in [41], a three-phase frequency-adaptive PLL (TPFA-PLL) was presented for single-phase applications, in which the input signal of the PLL was enhanced and the moving-average filter (MAF) was used to improve the filtering performance [42].

In this paper, a survey of some OSG-based PLLs is presented, and a detailed comparison among the Delay-PLL, Deri-PLL, Park-PLL, SOGI-PLL, DOEC-PLL, VTD-PLL, CCF-PLL and TPFA-PLL algorithms are carried out to gain a deep insight about their advantages and disadvantages. The evaluation is conducted under different grid disturbances such as voltage sags, phase and frequency jumps, and in the presence of harmonics, DC offset, and noise in the PLLs input. The results of this analysis can be very helpful for researchers and designers in the areas of single-phase grid-connected inverters and distributed generators (DGs).

The rest of this paper is organized as follows. Section II presents the overview of the aforementioned OSG-PLLs. The LF parameters design in s-domain is presented in Section III. In Section IV, the comparison of the experimental results under different grid voltage disturbance scenarios are presented. In Section V, the MAF method is presented to improve steady state and dynamic performance of Delay-PLL, Deri-PLL and CCF-PLL. Finally, Section VI concludes this paper.

II. OVERVIEW OF THE DIFFERENT PLL ALGORITHMS

In this Section, eight different PLL algorithms mode are introduced and a generic mathematical model is also derived. Moreover, considering the practical implementation, all of the algorithms are conceived in the z-domain, and the following assumptions are considered: (i) The sampling frequency (fs=1/fs) is set to 1 kHz, and the fundamental angular frequency (ω0) is set to 2π50 rad/s; (ii) The forward Euler method is used to discretize the LP and VCO except for the SOGI block, which is discretized by using the Tustin method in order to avoid the algebraic loop [38], [40].

The grid voltage is presented in the discrete form as

\[ v = V_s \sin(\theta_k) = V_s \sin(\omega_k T_s + \phi_k) \]  

where \( V_s \), \( \theta_k \), \( \omega_k \) and \( \phi_k \) are amplitude, phase-angle, angular frequency and initial phase of the grid voltage, respectively, and \( k \) denotes the \( k \)th sampling interval by the digital processor, and \( k=0,1,2,\ldots,\ldots \).
and is the estimated value of the phase angle. From (3), as in the steady state conditions, which represents the fundamental period, and in discrete domain with a sample frequency $f_s$, hence the transfer function of the OSG can be derived as

$$\frac{G_a(z)}{v(z)} = \frac{2k_0\omega T_s}{4(z-1)^2 + 2k_0\omega \dot{T}_s(z-1) + (\omega T_s)^2(z+1)^2}$$

(5)

$$\frac{G_p(z)}{v(z)} = \frac{k_0\omega^2 T_s^2(z+1)^2}{4(z-1)^2 + 2k_0\omega \dot{T}_s(z-1) + (\omega T_s)^2(z+1)^2}$$

With the previously assumption, the output of the OSG block can be expressed as

$$v_p^S = \frac{g(\theta_e) + (g(k)e^{-2\xi\omega_0 T_s})(\sqrt{\xi})}{\sqrt{1-(k_0/2)^2}}$$

(6)

$$v_p^S = \frac{-g(\theta_e) + (g(k)e^{-2\xi\omega_0 T_s})(\sqrt{\xi})}{\sqrt{1-(k_0/2)^2}}$$

(7)

where the superscript $PS$ represents the Park-PLL and SOGI-PLL, $g(k)$ and $h(k)$ are the function of $k$, which can be expressed as [43]

$$g(k) = \frac{V_g}{\sqrt{1-(k_0/2)^2}} \sin(\omega_0 \sqrt{1-(k_0/2)^2} T_s)$$

(8)

$$h(k) = \frac{V_g}{\sqrt{1-(k_0/2)^2}} \cos(\omega_0 \sqrt{1-(k_0/2)^2} T_s - \phi)$$

It is worth noting that a gain $k_0=1.414$ implies the damping factor of (5) $\zeta=0.7$ ($\zeta$ indicates the dynamic performance of the OSG block), which results in an optimal relationship between the setting time and overshoot in the dynamic response [35]. Thus, substituting $k_0=1.414$ into (7), the expressions for $v_q$ is

$$v_q^S = V_q \sin(\theta_e - \theta) + f(k)e^{-2\xi\omega_0 T_s}$$

(9)

$$f(k) = -\sqrt{2}V_q \sin(\frac{\sqrt{2}}{2} \omega_0 k T_s) \cos(\dot{\theta}) - \sqrt{2} V_q \cos(\frac{\sqrt{2}}{2} \omega_0 k T_s) \sin(\dot{\theta})$$

As expected, (4) shows similar characteristics as (3) when the grid frequency deviates from its nominal value. Moreover, if the grid voltage contains harmonics, the second term of (4) will increase with the increase of the order of harmonics. Especially in the condition of high-order harmonic and noise, the result of the estimated phase/frequency might be erroneous.

The park-based PD is shown in Fig. 1(d), where the Park transform is used typically as a tool to project an input voltage vector, defined by in-quadrature signal in $af$ stationary reference frame, on the orthogonal axes of the $dq$ synchronous reference frame [43]. The SOGI-based PD and the integrator discretized by Tustin method is shown in Fig. 1(e). The equivalence of the Park and SOGI blocks was proved in [21], hence the transfer function of the OSG can be derived as

$$G_a(z) = \frac{v_a(z)}{v(z)} = \frac{2k_0\omega T_s (z^2 - 1)}{4(z-1)^2 + 2k_0\omega \dot{T}_s(z-1) + (\omega T_s)^2(z+1)^2}$$

$$G_p(z) = \frac{v_p(z)}{v(z)} = \frac{k_0\omega^2 T_s^2(z+1)^2}{4(z-1)^2 + 2k_0\omega \dot{T}_s(z-1) + (\omega T_s)^2(z+1)^2}$$

(5)
The grid voltage including the dc offset can be derived as
\[ v = V_q \sin(\theta) + \Delta \] (9)
where \( \Delta \) is the amplitude of the dc offset.

Using the OSG technology and the Park’s transformation, in the steady state, the following equations can be obtained
\[
\begin{align*}
    v_{q,dc} &= -1 - \Delta \sin \hat{\theta} + \Delta \cos \hat{\theta} \\
    v_{\phi,dc} &= \Delta \sin \hat{\theta} + \Delta \cos \hat{\theta}
\end{align*}
\] (10)

To obtain the dc offset, the following expression is defined
\[
\begin{align*}
    \varepsilon_1 &= \int_0^T (\Delta \sin \hat{\theta} + \Delta \cos \hat{\theta}) d\theta = 2\Delta \\
    \varepsilon_2 &= \int_0^T (\Delta \sin \hat{\theta} + \Delta \cos \hat{\theta}) d\theta = -2\Delta
\end{align*}
\] (11)

The difference between \( \varepsilon_1 \) and \( \varepsilon_2 \) can be obtained as follows
\[ \varepsilon = \varepsilon_1 - \varepsilon_2 = 4\Delta \] (12)

Applying the integral operation at a specific interval in \( q \)-axis voltage, the dc offset can be separated as shown in (12).

The PI controller is used to remove the dc offset error \( \Delta \).

C. VTD-PLL

The block diagram of the VTD-PLL is shown in Fig. 3. The input voltage can be rewritten as
\[ v = V_q \sin(\theta) = \frac{V}{2} \left( e^{j\varphi} - e^{-j\varphi} \right) \] (13)

The negative frequency component \((-\varphi)\) is removed by the complex-coefficient filter, the output of the CCF block can be expressed as
\[
v_{CCF} = \frac{V}{2} e^{j\varphi} = \frac{V}{2} \sin(\theta) - \frac{j}{2} V_q \cos(\theta) = v_r + jv_i \] (17)

The magnitude of (17) is normalized as follow
\[
\frac{1}{\sqrt{v_r^2 + v_i^2}}(v_r + jv_i) = \sin(\theta) - j \cos(\theta) \] (18)

By extracting the real and imaginary parts of (18), which are represented by \( v_r \) and \( v_i \), respectively, a pair of orthogonal voltage vector can be obtained. Therefore, notice that the CCF can be seen as a special OSG.
Fig. 7. Block diagram of the TPFA-PLL [41].

Fig. 7 shows a three-phase PLL to estimate the phase, frequency, and amplitude of a single-phase system [41]. The abc input of the TPFA-PLL is assumed to be \((v, 0, 0)\). If the window width of the MAF \((T_o)\) is equal \(7/2\) all the second-order oscillation produced by unbalanced input voltage can be removed.

By applying the Park’s transformation, \(e_d\) and \(e_q\) can be obtained as

\[
\begin{align*}
e_d &= -\frac{V_o}{\sqrt{6}}[\cos(\theta_g + \theta_e) - \cos(\theta_e - \theta_e)] \\
e_q &= \frac{V_o}{\sqrt{6}}[\sin(\theta_g + \theta_e) + \sin(\theta_e - \theta_e)]
\end{align*}
\]

where \(\theta\) is an arbitrary angle at the grid frequency \(o_e\). If \(T_o=7/2\), the terms with \(\theta_g^k+\theta_e\) in (19) are filtered by MAF. Applying inverse Park’s transformation to (19), the positive sequence is obtained in a stationary abc frame, as follows

\[
e^{+}_{abc} = \frac{1}{3}V_g[\sin(\theta_e), \sin(\theta_g - \frac{2\pi}{3}), \sin(\theta_g - \frac{4\pi}{3})^\gamma]
\]

Then, the output angle of the TPFA-PLL \(\hat{\theta}\) (the estimated phase angle) is used in the \(dq\) transformation to transform the set of voltage in (20). The following expression can be obtained

\[
e_d^+ = \frac{V_g}{3}\cos(\theta_e - \hat{\theta}), e_q^+ = \frac{V_g}{3}\sin(\theta_g - \hat{\theta})
\]

Therefore, by controlling \(e_q^+\) to be zero, the estimated frequency can be obtained. Unlike OGS-PLL, it is unnecessary for TPFA-PLL to produce a pair of orthogonal signals hence the additional numerical error can be avoided.

III. PARAMETER DESIGN GUIDELINES

Since the PLL model is set up in z-domain, it seems to be more accurate to perform the LF parameters tuning in the z-domain instead of the s-domain. It should be noticed that the PLL bandwidth is much lower than its sampling frequency. Therefore, the s-domain analysis/tuning can provide an accuracy as good as that achievable in z-domain. In addition, the analysis/tuning in the Laplace domain is more convenient and straightforward than that in the z-domain [42]. For these reasons, in this Section, the generic linearized model of the PLL is presented in s-domain, which is shown in Fig. 8.

![Fig. 8. Generic linearized model of the PLL.](image)

For the sake of simplicity, in the PLL linearized model, the input voltage amplitude \(V_g\) is assumed to be unity. This assumption can be simply realized by dividing the PD output signal by an estimation of the input voltage amplitude before it was fed into the LF [22]. In this case, the open-loop transfer function of the PLL can be expressed as

\[
G_o(s) = \frac{k_p s + k_i}{s^2 (\tau_p s + 1)} = \frac{k_2 (\tau_p s + 1)}{s^2 (\tau_p s + 1)}
\]

where \(\tau_p = k_p / k_i\). It can be seen that (22) is a typical open-loop transfer function of the type-II system. In recent literature, many parameters design methods based on such transfer function have been presented. In this paper, a systematic way called symmetrical optimum method is introduced to design the parameters [44]. The core insight of the symmetrical optimum method is to obtain the maximum phase margin (PM) at the crossover frequency \(o_c\). Therefore, from (22), the amplitude and phase frequency characteristics can be written as

\[
|G_o(j\omega)| = \frac{k_2}{\sqrt{\tau_p}} \left(\frac{(\omega / \omega_c)^2 + 1}{(\omega / \omega_c)^2 + 2}ight)
\]

\[
\angle G_o(j\omega) = \arctan(\tau_p / \omega_c) - 180^\circ - \arctan(\tau_p / \omega_c)
\]

Therefore, the PM can be expressed as

\[
\gamma = \angle G_o(j\omega) + 180^\circ = \arctan(\tau_p / \omega_c) - \arctan(\tau_p / \omega_c)
\]

In order to obtain the \(\omega_c\), when \(\gamma = \gamma_{max}\), take the derivative of (25) with respect to \(\omega_c\), and equate the result to zero, gives

\[
\omega_c = 1 \sqrt{\tau_p / \tau_p}
\]

Thus, \(\left|G_o(\omega_c)\right| = 1(\tau_p / \tau_p)\), which means in the bode diagram, \(\left|G_o(\tau_p)\right|\) and \(\left|G_o(\tau_p)\right|\) are symmetrical about \(\omega_c\). Then \(\gamma_{max}\) can be expressed as

\[
\gamma_{max} = \arctan\left(\frac{\omega_c}{\tau_p}\right) - \arctan\left(\frac{\omega_c}{\tau_p}\right)
\]

According to the trigonometric function operation

\[
\sin(\gamma_{max}) = \frac{\tau_p - \tau_p}{\tau_p + \tau_p}
\]

Then, from (28)

\[
\tau_i = \tau_p + \frac{1 + \sin(\gamma_{max})}{1 - \sin(\gamma_{max})}
\]

Normally, the PM with a range of \(0 < \gamma_{max} < 90^\circ\) is considered, thus, the inequality \(\tau_i \geq \tau_p\) can be obtained. Supposing that \(\log(1/\tau_p) = \log(1/\tau_p) + \log(\lambda) = \log(\lambda)\), it can be obtained that

\[
\tau_i = \lambda^2 \tau_p
\]

Considering (26) and (30), and assuming the equation (23) equals to 1 when \(o = \omega_c\), then

\[
\left\{\begin{align*}
k_p &= \frac{1}{\lambda^2 \tau_p} \\
k_i &= \tau_p k_p = \frac{1}{\lambda \tau_p}
\end{align*}\right.
\]

It can be seen that \(k_p\) and \(k_i\) is the function of \(\lambda\) and \(\tau_p\), thus, next step is to determine the value of \(\lambda\) and \(\tau_p\). From the open-loop transfer function (22), the closed-loop transfer function can be expressed as
the equation (23) equals to -25 dB when

(32)

From (32), the oscillating element should be designed carefully. The damping ratio $\xi = (\lambda - 1)/2$, thus, $\xi$ must be chosen to provide a fast transient response as well as a stable operation. Since most literature recommend $\xi=0.7$ for the best damping, this selection yields $\lambda=2.4$. Substituting $\lambda=2.4$ and (30) into (28), the value of $\gamma_{\max}$ can be derived as

(33)

which can be interpreted as a perfect PM.

Then, the disturbance rejection capability of the system is taken into consideration. The proper attenuation at $2\omega_f$ (which is generated by the harmonic) is selected to be 25 dB in this paper. Substituting $\lambda=2.4$, (30) and (31) into (23), and assuming the equation (23) equals to -25 dB when $\omega=2\omega_f$, an approximate value of $\tau_p=0.004$ can be calculated. Then the LF parameter can be calculated as $k_f=4521$ and $k_p=104$.

With the parameter designed, the PM of the PLL is about 44.8°, the crossover frequency $\omega_c=2\pi16.6$ rad/s and the attenuation at $2\omega_f$ is 24.3 dB. Thus, the PLL shows a high disturbance rejection capability and fast transient response.

IV. EXPERIMENTAL RESULTS

The aim of this Section is to evaluate the performance of the eight PLLs under different grid scenarios, such as voltage sag, phase jump, frequency step, harmonics, DC offset and noise. To validate the analysis, the presented algorithms are tested in the experimental prototype was based on the 2.2 kW Danfoss inverter controller in voltage control mode (VCM) using LCL output filter with resistive load, the capacitor voltage of the LCL filter was controlled to synthesize the virtual grid conditions. The inverter PWM frequency was set to be 10 kHz in order to evaluate the PLL algorithms with a discrete time-step of 100 microsecond, as analyzed in the paper. The dSPACE1006 platform was utilized to implement the Simulink-based control algorithms and the compiled executable file was downloaded to the dSPACE1006 controller to extract the real-time grid-synchronization signals.

The binary word size was only several kilobytes (kB) when the VCM was adopted for inverter control and the eight PLL algorithms were implemented, which facilitates the practical implementation in both fixed point and floating point digital signal processors (DSPs). The phase and frequency step were set to be 0.4 degrees and 5 Hz, respectively. Throughout the experimental studies, the sampling frequency is fixed to be 10 kHz and the nominal angular frequency is set to $2\pi50$ rad/s. The detailed comparison of eight PLL algorithms under different grid disturbance scenarios is shown in Table 1.

A. Performance Comparison Under Voltage Sag

Figs. 9 and 10 show the experimental results of the estimated frequency and the phase estimation error when the grid is subjected to 0.4 per unit (p.u.) voltage sag. It can be observed that Deri-PLL presents a ripple of 0.1 Hz in the estimated frequency with a slight overshoot. The Park-PLL, SOGI-PLL have similar dynamic performance, having all of them a respond time of about 3 cycles and an overshoot of 2.5 Hz. The Delay-PLL shows an overshoot of 3 Hz, but a smaller overshoot in phase error compared to the Park-PLL and the SOGI-PLL ones. The CCF-PLL shows a high frequency overshoot (10 Hz), and a relatively slow dynamic response with a respond time of 1.5 cycles. By comparison, VTD-PLL, DOEC-PLL and TPFA-PLL show a relatively fast overshoot compared to other grid synchronization schemes, with a transient overshoot of 0.7 Hz, 0.7 Hz and 1.5 Hz, respectively.

B. Performance Comparison Under Phase-Angle Jump

Fig. 9 and Fig. 10 show the experimental results of the estimated frequency and the phase estimation error when the grid is subjected to 90 degrees phase-angle jump. Among the OGS-based PLLs, the Delay-PLL and Deri-PLL show better performance than the Park-PLL and SOGI-PLL with a response time of about 2 cycles. A similar performance can be observed
between Park-PLL and DOEC-PLL, due to the equivalence of the OSG block, with a response time of 4 cycles. The SOGI-PLL and VTD-PLL show a response time of 3.5 cycles. But for CCF-PLL and TPFA-PLL, the response time is about 5 cycles. Therefore, optimal dynamic performance can be obtained by using the Delay-PLL under grid voltage phase-angle jumps.
CCF-PLL shows a frequency error of about 1.5 Hz. However, the VTD-PLL and TPFA-PLL show the lowest frequency oscillations with nearly zero steady-state errors compared to other PLL algorithms.

Fig. 15. Performance comparison among the Delay-PLL, Deri-PLL, Park-PLL and SOGI-PLL under 0.05 p.u. 3rd order, 0.05 p.u. 5th order and 0.04 p.u. 7th order harmonics. (a) The estimated grid fundamental frequency; (b) The estimation error of phase angle.

Fig. 16. Performance comparison among the DOEC-PLL, VTD-PLL, CCF-PLL and TPFA-PLL under 0.05 p.u. 3rd order, 0.05 p.u. 5th order and 0.04 p.u. 7th order harmonics. (a) The estimated grid fundamental frequency; (b) The estimation error of phase angle.

E. Performance Comparison Under DC Offset

Figs. 17 and 18 show the experimental results of the estimated frequency and the phase estimation error when a sudden dc offset of 0.04 p.u. occurs in the grid voltage. In this case, the four OGS-based PLLs have the similar steady-state oscillations with the peak-peak frequency error of nearly 1.5 Hz. However, the CCF-PLL undergoes the biggest steady-state oscillations of 3.2 Hz. The TPFA-PLL shows the estimation error of about 1.3 Hz in the estimation frequency. Because of the DC offset error compensator, the DOEC-PLL can acquire the zero steady-state error of both estimated frequency and phase. It is interesting to notice that the VTD-PLL also shows similar dynamic response to DOEC-PLL. Therefore, the best performance under dc offset scenario is achieved by DOEC-PLL and VTD-PLL.

Fig. 17. Performance comparison among the Delay-PLL, Deri-PLL, Park-PLL and SOGI-PLL under a sudden dc offset of 10V. (a) The estimated grid fundamental frequency; (b) The estimation error of phase angle.

Fig. 18. Performance comparison among the DOEC-PLL, VTD-PLL, CCF-PLL and TPFA-PLL under a sudden dc offset of 10V. (a) The estimated grid fundamental frequency; (b) The estimation error of phase angle.

F. Performance Comparison Under White Gaussian Noise

To evaluate the electromagnetic interference (EMI) noise immunity of the PLLs, a white Gaussian noise of variance $\sigma^2=0.01$ is added to the grid voltage. The signal-to-noise-ratio (SNR) in the PLL input is $SNR=10 \log (1/2\sigma^2)=17$ dB. The noisy waveform is sampled at a rate of 100 kHz, and is then fed to a digital anti-aliasing. This high sampling rate is to avoid the aliasing effects and increase the accuracy of simulations. A digital first-order LPF with cutoff frequency of 4 kHz is considered as the anti-aliasing filter. The output of anti-aliasing filter is down sampled to 10 kHz and is fed to the PLL [42].

Figs. 19 and 20 show the experimental results of the estimated frequency and the phase estimation error. Similar to the case of harmonic contamination, the Delay-PLL and Deri-PLL show noticeable oscillations in the estimated frequency and phase estimation error.
frequency with the amplitude of about 2.3 Hz and more than 100 Hz, respectively. The Park-PLL and DOEC-PLL show the estimation error of about 0.25 Hz. The VTD-PLL and TPFA-PLL show the lowest steady-state oscillations of about 0.12 Hz. For CCF-PLL, the peak-to-peak frequency error is about 0.6 Hz, which is bigger than SOGI-PLL (0.30 Hz).

Fig. 19. Performance comparison among the Delay-PLL, Deri-PLL, Park-PLL and SOGI-PLL when the noise (variance $\sigma^2 = 0.01$) is suddenly applied in the grid voltage. (a) The estimated grid fundamental frequency; (b) The estimation error of phase angle.

Fig. 20. Performance comparison among the DOEC-PLL, VTD-PLL, CCF-PLL and TPFA-PLL when the noise (variance $\sigma^2 = 0.01$) is suddenly applied in the grid voltage. (a) The estimated grid fundamental frequency; (b) The estimation error of phase angle.

V. PERFORMANCE IMPROVEMENT USING MAF

From experimental results presented in the last section, the Park-PLL, SOGI-PLL, DOEC-PLL, VTD-PLL and TPFA-PLL show relatively satisfactory performance. However, the performance of Delay-PLL, Deri-PLL and CCF-PLL under grid frequency variations, harmonics and white noise scenarios is still unsatisfactory. In order to optimize the performance of Delay-PLL, Deri-PLL and CCF-PLL, the MAF is presented to achieve this propose as an inner loop filter. It should be noted that the application of MAF may reduce the open-loop bandwidth due to the large phase shift of the MAF [47].

Fig. 21. Obtained results with and/or without MAF when the grid voltage undergoes a frequency of +5Hz. (a) Delay-PLL. (b) Deri-PLL. (c) CCF-PLL.

Fig. 22. Experimental results with and without MAF when the grid voltage undergoes 0.05 p.u. 3rd order, 0.05 p.u. 5th order and 0.04 p.u. 7th order harmonics. (a) Delay-PLL. (b) Deri-PLL. (c) CCF-PLL.

The experimental results under grid frequency variations, harmonics and white noise scenarios are shown in Figs. 21, 22, and 23, respectively. The detailed comparisons of Delay-PLL, Deri-PLL and CCF-PLL with and without MAF are shown in Table II.

Fig. 21 shows the comparative results between with and/or without MAF when the grid voltage undergoes a frequency jump of 5 Hz. It is obvious that the steady-state oscillations
have been mitigated by the use of the MAF. For the Delay-PLL, the estimation error in frequency is reduced from 2.5 to 0.2 Hz. For the Deri-PLL, the estimation error is reduced from 1.6 to 0.1 Hz and for the CCF-PLL, the error is reduced from 14.7 to 1.2 Hz.

Fig. 22 shows the comparative results between with and without MAF when the grid voltage undergoes 0.05 p.u. 3rd order, 0.05 p.u. 5th order and 0.04 p.u. 7th order harmonics.

Similarly as in the previously analysis, the estimation error in order, 0.05 p.u. 5th order and 0.04 p.u. 7th order harmonics without MAF when the grid voltage undergoes 0.05 p.u. 3rd order, 0.05 p.u. 5th order and 0.04 p.u. 7th order harmonics.

VI. CONCLUSIONS

A detailed analysis and performance comparison of eight single-phase PLLs is presented in this paper. From the presented comprehensive comparison, it is found that Delay-PLL, Deri-PLL and VTD-PLL show relatively desired dynamic performance under voltage sag and phase-angle jump scenarios. When grid voltage undergoes frequency step, Park-PLL and SOGI-PLL may be a good choice. When grid voltage undergoes harmonic contamination scenario, TPFA-PLL can achieve zero steady-state error due to the use of MAF, and for dc offset scenario, DOEC-PLL and VTD-PLL show the best performance. When grid voltage undergoes random noise contamination scenario, all PLLs show some noise immunity capability except for Delay-PLL and Deri-PLL due to the lack of filter in their control structures. However, under a wide range of grid disturbance conditions, Park-PLL, SOGI-PLL, and TPFA-PLL show satisfactory performance for achieving a tradeoff between steady-state accuracy and dynamic response.

Finally, the MAF is applied to effectively attenuate steady state oscillation of the Delay-PLL, Deri-PLL and CCF-PLL under grid frequency step, harmonics and noise scenarios. The presented results provide useful guidelines for choosing and designing the proper grid synchronization schemes for single-phase grid-connected inverters and DGs.

TABLE I

<table>
<thead>
<tr>
<th>Voltage sag of -0.4 p.u.</th>
<th>Delay-PLL</th>
<th>Deri-PLL</th>
<th>Park-PLL</th>
<th>SOGI-PLL</th>
<th>DOEC-PLL</th>
<th>VTD-PLL</th>
<th>CCF-PLL</th>
<th>TPFA-PLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Setting time (5%)</td>
<td>22 ms</td>
<td>0</td>
<td>60 ms</td>
<td>55 ms</td>
<td>16 ms</td>
<td>20 ms</td>
<td>30 ms</td>
<td>15 ms</td>
</tr>
<tr>
<td>Frequency overshoot</td>
<td>2.9 Hz</td>
<td>0</td>
<td>2.5 Hz</td>
<td>2.5 Hz</td>
<td>0.7 Hz</td>
<td>0.7 Hz</td>
<td>10 Hz</td>
<td>1.5 Hz</td>
</tr>
<tr>
<td>Peak phase error</td>
<td>3.3°</td>
<td>0</td>
<td>6.7°</td>
<td>6.0°</td>
<td>2.0°</td>
<td>2.5°</td>
<td>5.5°</td>
<td>3.5°</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Phase-angle jump of π/2</th>
<th>Delay-PLL</th>
<th>Deri-PLL</th>
<th>Park-PLL</th>
<th>SOGI-PLL</th>
<th>DOEC-PLL</th>
<th>VTD-PLL</th>
<th>CCF-PLL</th>
<th>TPFA-PLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Setting time (5%)</td>
<td>40 ms</td>
<td>40 ms</td>
<td>81 ms</td>
<td>70 ms</td>
<td>82 ms</td>
<td>71 ms</td>
<td>104 ms</td>
<td>105 ms</td>
</tr>
<tr>
<td>Frequency overshoot</td>
<td>17.0 Hz</td>
<td>17.0 Hz</td>
<td>18.9 Hz</td>
<td>22.0 Hz</td>
<td>18.9 Hz</td>
<td>12.4 Hz</td>
<td>16.6 Hz</td>
<td>17.1 Hz</td>
</tr>
<tr>
<td>Peak phase error</td>
<td>16.2°</td>
<td>16.0°</td>
<td>37.0°</td>
<td>25.0°</td>
<td>40.5°</td>
<td>10.8°</td>
<td>17.8°</td>
<td>28.8°</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Frequency step of ±5Hz</th>
<th>Delay-PLL</th>
<th>Deri-PLL</th>
<th>Park-PLL</th>
<th>SOGI-PLL</th>
<th>DOEC-PLL</th>
<th>VTD-PLL</th>
<th>CCF-PLL</th>
<th>TPFA-PLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Setting time (5%)</td>
<td>70 ms</td>
<td>70 ms</td>
<td>72 ms</td>
<td>53 ms</td>
<td>72 ms</td>
<td>90 ms</td>
<td>75 ms</td>
<td>90 ms</td>
</tr>
<tr>
<td>Frequency overshoot</td>
<td>2.2 Hz</td>
<td>2.0 Hz</td>
<td>2.5 Hz</td>
<td>2.1 Hz</td>
<td>2.5 Hz</td>
<td>3.5 Hz</td>
<td>8.1 Hz</td>
<td>2.6 Hz</td>
</tr>
<tr>
<td>Peak phase error</td>
<td>16.0°</td>
<td>12.5°</td>
<td>17.0°</td>
<td>15.5°</td>
<td>17.0°</td>
<td>25.0°</td>
<td>21.0°</td>
<td>25.0°</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Harmonics</th>
<th>Delay-PLL</th>
<th>Deri-PLL</th>
<th>Park-PLL</th>
<th>SOGI-PLL</th>
<th>DOEC-PLL</th>
<th>VTD-PLL</th>
<th>CCF-PLL</th>
<th>TPFA-PLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak-peak frequency error</td>
<td>3.8 Hz</td>
<td>8.7 Hz</td>
<td>1.1 Hz</td>
<td>1.2 Hz</td>
<td>0.9 Hz</td>
<td>1.5 Hz</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Peak-peak phase error</td>
<td>0.8°</td>
<td>2.2°</td>
<td>0.4°</td>
<td>0.4°</td>
<td>0.3°</td>
<td>0.6°</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DC offset</th>
<th>Delay-PLL</th>
<th>Deri-PLL</th>
<th>Park-PLL</th>
<th>SOGI-PLL</th>
<th>DOEC-PLL</th>
<th>VTD-PLL</th>
<th>CCF-PLL</th>
<th>TPFA-PLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak-peak frequency error</td>
<td>1.6 Hz</td>
<td>1.5 Hz</td>
<td>1.5 Hz</td>
<td>1.7 Hz</td>
<td>0</td>
<td>0</td>
<td>3.2 Hz</td>
<td>1.2 Hz</td>
</tr>
<tr>
<td>Peak-peak phase error</td>
<td>1.7°</td>
<td>1.5°</td>
<td>1.8°</td>
<td>1.9°</td>
<td>0</td>
<td>0</td>
<td>3.8°</td>
<td>1.2°</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>White noise (power=0.01W)</th>
<th>Delay-PLL</th>
<th>Deri-PLL</th>
<th>Park-PLL</th>
<th>SOGI-PLL</th>
<th>DOEC-PLL</th>
<th>VTD-PLL</th>
<th>CCF-PLL</th>
<th>TPFA-PLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak-peak frequency error</td>
<td>2.30 Hz</td>
<td>120 Hz</td>
<td>0.25 Hz</td>
<td>0.30 Hz</td>
<td>0.23 Hz</td>
<td>0.12 Hz</td>
<td>0.60 Hz</td>
<td>0.13 Hz</td>
</tr>
<tr>
<td>Peak-peak phase error</td>
<td>0.4°</td>
<td>3.1°</td>
<td>0.7°</td>
<td>0.8°</td>
<td>0.8°</td>
<td>0.5°</td>
<td>0.5°</td>
<td>0.6°</td>
</tr>
</tbody>
</table>


REFERENCES


### TABLE II

<table>
<thead>
<tr>
<th>Frequency step of +5Hz</th>
<th>With (w) or Without (w/o) MAF</th>
<th>Delay-PLL</th>
<th>Deri-PLL</th>
<th>CCF-PLL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Steady-state oscillations</td>
<td>w/o-MAF</td>
<td>2.50 Hz</td>
<td>0.22 Hz</td>
<td>1.62 Hz</td>
</tr>
<tr>
<td>w-MAF</td>
<td>1.62 Hz</td>
<td>0.10 Hz</td>
<td>14.72 Hz</td>
<td>1.27 Hz</td>
</tr>
<tr>
<td>Harmonics</td>
<td>Peak-peak frequency error</td>
<td>3.8 Hz</td>
<td>0</td>
<td>8.7 Hz</td>
</tr>
<tr>
<td>Peak-peak phase error</td>
<td>0.8°</td>
<td>0</td>
<td>2.2°</td>
<td>0</td>
</tr>
<tr>
<td>White noise (power=0.01W)</td>
<td>Peak-peak frequency error</td>
<td>2.3 Hz</td>
<td>0.22 Hz</td>
<td>120 Hz</td>
</tr>
<tr>
<td>Peak-peak phase error</td>
<td>0.4°</td>
<td>0.3°</td>
<td>1.5°</td>
<td>0.4°</td>
</tr>
</tbody>
</table>

### COMPARISON OF DELAY-PLL, DERI-PLL AND CCF-PLL WITH OR WITHOUT MAF

**w** With (w) or Without (w/o) MAF


Yang Han (S’08–M’10) was born in Chengdu, China. He received his Ph.D. in Electrical Engineering from Shanghai Jiaotong University (SJTU), Shanghai, China, in 2010. He joined the Department of Power Electronics, School of Mechatronics Engineering, University of Electronic Science and Technology of China (UESTC) in 2010, and where he has been an Associate Professor since 2013. From March 2014 to March 2015, he was a Visiting Scholar at the Department of Energy Technology, Aalborg University, Aalborg, Denmark. His research interests include phase-locked loop (PLL), AC/DC microgrids, power quality, grid-connected converters for renewable and DGs, active power filters and static synchronous compensators (STATCOMs). He has authored more than 20 ISI-indexed journal papers in the area of power electronics, power quality conditioners, and smart grid. He received Best Paper Awards from 2013 Annual Conference of HVDC and Power Electronics Committee of Chinese Society of Electrical Engineers (CSEE) in Chongqing, China, and the 4th International Conference on Power Quality in 2008, in Yangzhou, China.

Mingyu Luo was born in Sichuan, China in 1992. He received the B. S. degree in Electrical Engineering and Automation from university of electronic science and technology of china, Chengdu, China, in 2014. He is currently working toward the Ph.D. degree at Department of Energy Technology, Aalborg University, Denmark. His research interests include phase-locked loop (PLL), power quality, power converters, and DFIG-based wind power generation systems.

Xin Zhao received the B.S. and M.S. degree in Power Electronics & Electrical Drives from Northwestern Polytechnical University, Xi’an, China, in 2010 and 2013, respectively. He is currently working toward the Ph.D. degree at Department of Energy Technology, Aalborg University, Denmark. His research interests include control of power converters, power quality and microgrids.

Josep M. Guerrero (S’01–M’04–SM’08–FM’15) received the B.S. degree in telecommunications engineering, M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, in 1997, 2000 and 2003, respectively. Since 2011, he has been a Full Professor with the Department of Energy Technology, Aalborg University, Denmark, where he is responsible for the Microgrid Research Program. From 2012 he is a guest Professor at the Chinese Academy of Science and the Nanjing University of Aeronautics and Astronautics; from 2014 he is chair Professor in Shandong University; and from 2015 he is a distinguished guest Professor in Hunan University.

His research interests is oriented to different microgrid aspects, including power electronics, distributed energy-storage systems, hierarchical and cooperative control, energy management systems, and optimization of microgrids and islanded minigrids. He is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, and the IEEE Industrial Electronics Magazine, and an Editor for the IEEE TRANSACTIONS ON SMART GRID and IEEE TRANSACTIONS ON ENERGY CONVERSION. He has been Guest Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS Special Issue: Power Electronics for Wind Energy Conversion and Power Electronics for Microgrids; the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS Special Sections: Uninterruptible Power Supplies systems, Renewable Energy Systems, Distributed Generation and Microgrids, and Industrial Applications and Implementation Issues of the Kalman Filter; and the IEEE TRANSACTIONS ON SMART GRID Special Issue on Smart DC Distribution Systems. He was the chair of the Renewable Energy Systems Technical Committee of the IEEE Industrial Electronics Society. In 2014 he was awarded by Thomson Reuters as Highly Cited Researcher, and in 2015 he was elevated as IEEE Fellow for his contributions on “distributed power systems and microgrids.”

Lin Xu received the Ph.D. degree in Electrical Engineering from Shanghai JiaoTong University (SJTU), Shanghai, China, in 2011. Currently, she is a Senior Engineer at Sichuan Electric Power Research Institute, State Grid Sichuan Electric Power Company, Chengdu, China. She has co-authored more than 20 journal and conference papers in the area of power electronics and power systems. Her research interests include power quality, power system analysis and real-time digital simulator (RTDS), flexible Ac transmission systems (FACTS), such as STATCOMs and power quality conditioners (DVRs, APFs). She is an active reviewer for IEEE Transactions on Industrial Electronics, IEEE Transactions on Power Electronics, Electric Power Components and Systems, etc.