Control Architecture for Parallel-Connected Inverters in Uninterruptible Power Systems

Zhang, Chi; Guerrero, Josep M.; Quintero, Juan Carlos Vasquez; Coelho, Ernane A. A.

Published in:
IEEE Transactions on Power Electronics

DOI (link to publication from Publisher):
10.1109/TPEL.2015.2481480

Publication date:
2016

Document Version
Early version, also known as pre-print

Link to publication from Aalborg University

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.
Control Architecture for Parallel Inverter in Uninterruptible Power Systems

Chi Zhang, Student Member, IEEE, Josep M. Guerrero, Fellow, IEEE, Juan C. Vasquez, Senior Member, IEEE, Ernane A.A. Coelho, Member, IEEE.

Abstract—In this paper, a control strategy for the parallel operation of three-phase inverters forming an online uninterruptible power system (UPS) is presented. The UPS system consists of a cluster of paralleled inverters with LC filters directly connected to an AC critical bus and an AC/DC forming a DC bus. The proposed control scheme comprises two layers: (i) a local layer that contains a “reactive power-to-phase droop” in order to synchronize the phase angle of each inverter and a virtual resistance loop that guarantees equal power sharing among inverters; and (ii) a central controller that guarantees synchronization with an external real/fictitious utility, and critical bus voltage amplitude restoration. Improved transient and steady-state frequency, active, reactive and harmonic power sharing, and global phase-locked loop resynchronization capability are achieved. Detailed system topology and control architecture are presented in this paper. Further, a mathematical model was derived in order to analyze critical parameters effects on system stability. The proposed control approach has been validated by means of experimental results obtained for several case-study scenarios.

Index Terms—UPS system; parallel inverters; voltage restoration; droop control; virtual impedance

I. INTRODUCTION

With the active technological development of modern communication systems, advanced medical equipment, advanced living facilities and emergency systems that requires high quality energy are more and more widespread used in everyday life, which require more reliable, efficient and uninterrupted electricity supply [1]. A large number of such kinds of loads bring an imposing challenge to the existing electricity supply system. Increasing concerns about the reliability and power quality of the utility lead to a growing demand for emergency electricity supply system [2]. Consequently, uninterruptible power systems (UPS) are receiving more and more attention from both engineers and researchers.

According to the International Electrotechnical Commission Standard IEC62040-3, a UPS system can be divided into three categories, namely offline UPS [3], [4], line interactive UPS [5]-[8] and online UPS [9], [10] according to the energy flow direction under normal utility condition. Due to its outstanding capability of suppressing the utility distortion and interferences, online UPS systems are rapidly proliferating for both high power and voltage application scenarios [11]-[20].

Normally, an online UPS system is composed of an AC/DC (controlled rectifier), an inverter (DC/AC), a battery pack, a static bypass switch and isolating transformers as shown in Fig. 1. The AC/DC power stage takes the responsibility of regulating DC bus and acts as battery-pack charger at the same time under normal condition (normal operation). Otherwise, the online UPS system switches to backup mode and battery pack will regulate DC bus voltage instead of AC/DC (backup operation). On the other hand, the static bypass switch connects the load to the AC input directly in case of power conditioner failure or overload [9] (emergency mode).

In order to achieve high reliability and flexibility, a cluster of parallel DC/AC modules are employed to work together as the inverter stage in the online UPS system. As a result, a number of control schemes for the parallel operation of inverters are proposed in [21]-[35]. Until now, multiple control solutions can be found in the literatures, namely centralized control [21]-[23], master-slave control [24]-[27], averaged load sharing [28]-[31], wired distributed control [32], [33], and circular chain control [34], [35]. Nevertheless, by using the aforementioned techniques, critical intercommunication systems are necessary, thus decreasing the parallel operation...
reliability and increasing system complexity. Consequently, a number of communication-less droop control methods [36]-[40] were proposed in order to avoid critical intercommunication. Hence, only local information of each DC/AC module, namely active and reactive powers, is used to regulate DC/AC output voltage amplitude and frequency, which contributes to power sharing among modules. However, their output voltage becomes load dependent, and as a result, secondary controllers are designated to compensate voltage deviations and enhance the parallel operation performance [41], [42]. Information, such as references and local data of each module, can be exchanged through the communications network since mature digital signal processor (DSP) technologies have contributed to a smaller communication delay for instance with the controller area network (CAN) bus [43].

On the other hand, output filter structure of DC/AC also has effects on system stability performance. Usually, LCL filter is employed in grid-connected current controlled inverters [44], [45]. In this case, since UPS inverters are voltage sources with LC filters, an additional L can be used in order to reduce circulating current among modules [52]. However, since LCL filter is a third-order system, inherent resonance may occur for certain control parameters, sampling frequency or other undesired disturbances [46]-[48]. Furthermore, adding an output inductor increases the weight, cost and volume of the UPS systems, and, when supplying nonlinear loads, the voltage Total Harmonic Distortion (THD) will increase considerably and complex control techniques should be implemented to reduce it [53]. Therefore, LC-type filter is preferred due to its simplicity and reliability compared to LCL filter.

In this paper, a parallel control approach for online UPS systems is proposed. DC/AC module is directly connected to AC critical bus with LC-type filter, as shown in Fig. 1. Here, only inductor current and capacitor voltage are measured, thus resulting in a cost-effective solution if one current sensor is removed. By calculating reactive power, phase angle is regulated (here named “reactive power–to–phase droop” or Q–ϕ droop), which aims at achieving reactive power sharing. Consequently, in contrast of using conventional frequency droop methods, system frequency can be locked at 50Hz all the time for different load conditions, which implies a much simpler bypass connection process. At the same time, a virtual impedance loop [39] is inserted into the control loop in order to achieve active power sharing performance by considering the inductor current. Moreover, a central controller is employed in order to compensate voltage sags and phase drift due to reactive power-to-phase droop or Q–ϕ droop and the virtual impedance loop. Through communication network (CAN bus), a central controller is used to generate voltage references that needs to be broadcasted to each DC/AC module. After acquiring system references information, local controller of each module uses them to control its own voltage. With central and local control, output voltage amplitude and phase are kept in line with the utility voltage.

![Fig. 2. Control diagram for AC/DC.](image)

This paper is organized as follows. Section II discusses the UPS topologies that are being used and presents the proposed control structure. In order to analyze system stability, a mathematical model is presented and analyzed in Section III. Experimental results are presented in Section IV to prove the proposed control approach feasibility. Finally, conclusions are given in Section V.

II. PROPOSED CONTROL SCHEME FOR ONLINE UPS SYSTEM

Compared with offline and line-interactive UPS, online UPS, also named inverter preferred UPS or double conversion UPS, mainly aims at high power and voltage application due to the full controllability of its output voltage and decoupling capability of the utility and the load under power outage [9], [10]. For those aforementioned reasons, it is becoming the most commercialized UPS system in industrial applications. Based on typical online UPS system, a cluster of improved online UPS systems has been proposed, which are more robust at regulating active power to achieve unity power factor [11]-[19]. Additional DC/DC converters [11]-[15], high frequency galvanic isolation [16]-[19] and modular structure are three main issues that are chosen to achieve a cost-effective, volume-effective, and more reliable online UPS system [20].

The modular online UPS system used in this paper, shown in Fig. 1, uses a conventional three-phase controlled AC/DC, and the control diagram is shown in Fig. 2 [49]. Furthermore, the phase information measured by the AC/DC is also employed as the phase reference for the DC/AC modules.

A. Inner Control Loops for DC/AC Modules

Voltage and current control loop in stationary-reference frame are considered in this paper (see Fig. 3), by using proportional resonant (PR) controllers with harmonic compensation capability [50], [51] expressed as follows:

\[
G_c(s) = k_p + \frac{k_i s}{s^2 + \omega_0^2} + \sum_{h=5,7} k_{hrc} s + \frac{k_{hrc} s}{s^2 + (\omega_h h/2)^2}
\]  

(1)

\[
G_c(s) = k_p + \frac{k_i s}{s^2 + \omega_0^2} + \sum_{h=5,7} k_{hrc} s + \frac{k_{hrc} s}{s^2 + (\omega_h h/2)^2}
\]  

(2)

being \(k_p\) the voltage proportional term, \(k_i\) the fundamental frequency voltage resonant term, and \(\omega_0\) the fundamental frequency reference.
frequency, $k_{uv}$ the $h^{th}$ harmonic voltage compensation term, $h$ the harmonic order, $k_c$ the current proportional term, $k_v$ the fundamental frequency current resonant term, and $k_{vc}$ the $h^{th}$ harmonic current compensation term. Hereby, only 5th and 7th harmonics have been taken into consideration.

**B. Current-Sharing Loops for DC/AC Modules**

The simplified equivalent circuit of the parallel DC/AC modules is presented in Fig. 4. As a result, if the output impedance of the inverters is enforced to be resistive ($R_vir$) the active power and reactive power that are injected to the AC critical bus can be expressed as follows [38]

$$P_{nk} = \frac{V_{nk} V_{bus_k}}{R_{vir}} \cos(\delta_{nk} - \delta_{bus,k}) - \frac{V_{bus_k}^2}{R_{vir}}$$

$$Q_{nk} = -\frac{V_{nk} V_{bus_k}}{R_{vir}} \sin(\delta_{nk} - \delta_{bus,k})$$

being $P_{nk}$ and $Q_{nk}$ the active and reactive power injected by the module $n$ at $k$-phase, $V_{nk}$ the voltage amplitude of the module $n$ at $k$-phase, $\delta_{nk}$ the angle of the module $n$ at $k$-phase, $V_{bus_k}$ the voltage amplitude, and $\delta_{bus,k}$ the phase angle of the critical bus at $k$-phase.

By considering that the well-known small power angle ($\delta_{at-\delta_{bus,k}}$) consideration, the approximations ($\cos(\delta_{at-\delta_{bus,k}}) = 1$, $\sin(\delta_{at-\delta_{bus,k}}) = \delta_{at-\delta_{bus,k}}$) are often used to decouple respectively active and reactive power as follows:

$$P_{nk} \approx \frac{V_{bus_k}}{R_{vir}} (V_{nk} - V_{bus_k})$$

$$Q_{nk} \approx -\frac{V_{nk} V_{bus_k}}{R_{vir}} (\delta_{nk} - \delta_{bus,k})$$

Consequently, the active power of each module can be regulated by output voltage amplitude, while reactive power can be controlled by regulating the phase angle. In this sense, a virtual impedance loop is proposed to share the active power and a $Q-\phi$ droop is proposed to share reactive power. These loops are embedded into the control scheme to achieve parallel operation and power sharing, as shown in Fig. 5:

$$V_{nk} = V_{nkref} \sin(\omega t + \delta_g + \delta_n) - R_{vir} j_{abc}$$

$$\delta_n = \delta_{nkref} + k_{ph} Q_{nk}$$

where $n$ is the number of DC/AC module ($1, 2, 3…N$), $k$ is the phase order ($a, b, c$), $V_{nkref}$ the nominal voltage reference, $R_{vir}$ the virtual resistor, $\delta_g$ is the utility phase angle, $\delta_{nkref}$ the nominal phase reference, $k_{ph}$ the phase regulating coefficients, and $Q_{nk}$ the reactive power of each phase of each DC/AC module. Note that $\delta_{nkref}$ is equal to $\delta_g$ in Fig. 2.

Simulations were carried out by using the power electronics simulation software PLECS in order to illustrate the detailed process originated by the virtual impedance loop (7) and the $Q-\phi$ droop controller (8). Two DC/AC modules are given a phase error.

In order to analyze the active power sharing performance, virtual impedance loop is enabled while $Q-\phi$ droop control is disabled, ie $k_{ph}$ is 0. At $t_1$ module #2 is ordered to connect with module #1. Although virtual impedance (7) is trying to regulate the voltage amplitude to the same value, the active power is not shared precisely due to the phase difference between two modules. Module #1 bears more load power than module #2, which means that voltage amplitude of module #2 is higher than module #1 based on (7). As a result, the reactive power of module #1 keeps being reduced until it reached a random steady state as shown in Fig. 6(a). Thus the $Q-\phi$ droop control is enabled and the result is shown in Fig. 6(c). When module #2 is ordered to connect with module #1 at $t_2$, module #2 phase will be advanced while module #1 phase will be delayed based on (8), which will indirectly decrease voltage amplitude of module #2 and increase the voltage amplitude of module #1. Thus the active power of module #1 is reduced further and the active power of module #2 is increased further until it reaches the same value. At the same time, (8) regulates two modules phase angle to the same value. Thus with same phase angle and voltage amplitude, the active and reactive power is precisely balanced between the two modules as shown in Fig. 6(c).

As for the reactive power balancing, a similar procedure is used, i.e. the virtual impedance is disabled ($R_{vir} = 0$) and the result is shown in Fig. 6(b). It can be observed that the reactive power is not precisely shared with only $Q-\phi$ droop.
control. Since reactive power of module #2 is higher than module #1, which means that the phase angle of module #2 is advanced compared with module #1 according to (8), which will result in a higher active power and output current of module #2. Also, the voltage amplitude of module #2 is also higher than module #1 as shown in Fig. 6(b). By applying (7), the voltage amplitude of module #2 will be decreased further due to its higher output current. Consequently, both its reactive and active power is reduced at the same time. Finally,

the power is precisely shared between the two modules as shown in Fig. 6(c).

Here, parameters are chosen to be large in order to show the whole process clearly, so that there are some oscillations during the transient process. It can be concluded that (7) and (8) are required to work together in order to achieve a precise power sharing performance.

In order to avoid voltage unbalances when supplying single-phase loads, each phase voltage references are calculated and modified as follows (Note that each phase reactive power is calculated respectively):

\[
v_a = V_{aref} \cdot \sin(\omega t + \delta + k_{ph} Q_a) - R_{a \text{vir}} I_a \tag{9}
\]

\[
v_b = V_{bref} \cdot \sin(\omega t + \delta + k_{ph} Q_b) - R_{b \text{vir}} I_b \tag{10}
\]

\[
v_c = V_{cref} \cdot \sin(\omega t + \delta + k_{ph} Q_c) - R_{c \text{vir}} I_c \tag{11}
\]

C. UPS System Central Control

According to the aforementioned analysis, due to virtual impedance action, each phase voltage of DC/AC module will have different deviations in case of unbalanced load condition. Thus, voltage amplitude must be restored as shown in Fig. 7(a).

On the other hand, phase shift caused by the Q–ϕ droop control should be reduced by the central controller, as shown in Fig. 7(b). According to the aforementioned analysis, since the utility phase information is employed as the phase reference, there may exist a phase difference between the utility voltage and UPS output voltage, which is an undesired condition for an online UPS system. Hence a central controller that deals with voltage amplitude and phase restoration is implemented. Considering that each phase voltage may experience different load conditions, references are generated and modified respectively.

Each DC/AC sends its own RMS value of capacitor voltage to the central controller through the communication network. Central controller obtains the average of RMS values of each phase voltage respectively, shown in Fig. 8. For instance, average value of all DC/ACs phase a RMS voltage is derived,

\[
V_{a \text{avg}} = \frac{1}{n} \sum_{i=1}^{n} V_{ia}
\]

where \( V_{ia} \) is the phase a RMS voltage value of DC/AC #i.

Similarly, average phase angle information is also calculated in the central controller,
Fig. 8. Overall control diagram for the online UPS system.

\[ \delta_{a, \text{avr}} = \frac{1}{n} \sum_{i=1}^{n} (\delta_{ia}) \]  

(13)

where \( \delta_{ia} \) is the phase \( a \) angle of DC/AC \( #i \). By employing the compensation block depicted in Fig. 8, the restoration signals for voltage amplitude and phase are derived as

\[ v_{k, \text{rec}} = (V_{k, \text{ref}} - V_{k, \text{avr}}) \cdot G_{v, \text{rec}}(s) \]  

(14)

\[ \delta_{k, \text{rec}} = (\delta_{k, \text{ref}} - \delta_{k, \text{avr}}) \cdot G_{ph, \text{rec}}(s) \]  

(15)

being \( v_{k, \text{rec}}, k_{v, \text{ref}}, v_{k, \text{avr}}, G_{v, \text{rec}}, \delta_{k, \text{rec}}, \delta_{k, \text{ref}}, \delta_{k, \text{avr}} \) and \( G_{ph, \text{rec}} \) as restoration value of voltage amplitude, phase order \((a, b, c)\), RMS voltage reference of phase \( k \) in central controller, average value of phase \( k \) RMS voltage value, voltage compensation block’s transfer function, phase restoration value of phase \( k \), phase reference in central controller (utility phase angle), average value of phase \( k \) angle and phase compensation block transfer function respectively.

In this scenario, the compensation blocks are implemented by using two typical PIs,

\[ G_{v, \text{rec}}(s) = k_{pv, \text{sec}} + k_{iv, \text{sec}} \cdot s \]  

(16)

\[ G_{ph, \text{rec}}(s) = k_{p\phi, \text{sec}} + k_{i\phi, \text{sec}} \cdot s \]  

(17)

being \( k_{pv, \text{sec}} \) as the voltage proportional term, \( k_{iv, \text{sec}} \) the voltage integral term, \( k_{p\phi, \text{sec}} \) the phase proportional term and \( k_{i\phi, \text{sec}} \) the phase integral term.

III. STABILITY ANALYSIS

In order to analyze system stability, a mathematical model is derived in this Section. Considering that the whole system control scheme consists of three main control blocks, namely inner voltage and current loops, current sharing loops (virtual impedance and \( Q-\phi \) droop) and central control (voltage amplitude and phase restoration), the system design model is divided into three parts, which are illustrated in detail in the following subsections.

Fig. 9. Bode diagram of inner loop. (a) Bode diagram with variable \( k_{pv} \). (b) Bode diagram with variable \( k_{pc} \).

A. Modeling of Inner Voltage and Current Loop

According to Fig. 3, by combining (1) and (2), the transfer function from reference voltage to output capacitor voltage is derived as follows

\[ G(s) = \frac{v_{cabc}}{v_{\text{shref}}} = \frac{d}{as^2 + bs + c} \]  

(18)

with \( a = LZ_{\text{Load}}C \), \( b = L + G_{c}(s)G_{PWM}Z_{\text{Load}}C \),

\[ c = Z_{\text{Load}} + G_{r}(s)G_{PWM} + G_{r}(s)G_{P}(s)G_{PWM}Z_{\text{Load}} \]

\[ d = Z_{\text{Load}}G_{r}(s)G_{r}(s)G_{PWM} \]  

where \( L, C, Z_{\text{Load}}, G_{r}(s) \) and \( G_{c}(s) \) are filter inductance, filter capacitance, load, inner voltage loop and inner current loop respectively; whereas the PWM delay is expressed as

\[ G_{PWM}(s) = \frac{1}{1.5T_{s}s + 1} \]  

(19)

where \( T_{s} \) is the PWM period.

By plotting the bode diagram of (18), the influence of control parameters on the fundamental frequency and 5\(^{th}\), 7\(^{th}\) harmonic frequency is analyzed through plotting Bode diagram of the system is presented in Fig. 9. The bandwidth of the controller is designed to be 1/6 of the switch frequency (10kHz), which is around 1.5kHz. At the same time, a band-pass filter closed loop control behavior, with 0dB gain at specific frequencies (50Hz, 5\(^{th}\) harmonic, 7\(^{th}\) harmonic) must be guaranteed as shown in Fig. 9. With \( k_{pc} \) moving from 0.25 to 2, the bandwidth of the controller is increasing around 1.5kHz and 0dB gain is achieved at specific frequencies. Also a similar performance is observed while changing \( k_{pv} \).
According to the IEC 62040-3, voltage variation should be limited to 10%, maximum 48% for IT loads. If the virtual impedance value is constant, the output voltage amplitude will be decreased proportionally to the inductor current. So that the virtual impedance value is chosen as,

$$\left| \frac{i_L R_{vir}}{V_{max}} \right| \leq 0.1$$  \hspace{1cm} (20)

being $i_L$ the inductor current under full load condition and $V_{max}$ the nominal output voltage amplitude. As for the phase droop loop, it is analyzed together with the phase restoration loop since it is tightly related with output voltage phase angle.

**C. Central Controller**

According to the aforementioned analysis, since the central controller corresponds with UPS output voltage amplitude and phase, its mathematical model can be divided into two parts. In Fig. 10, voltage and phase restoration control (shown in Fig. 8) is simplified and presented with $G_{delay}$, being the delay function caused by communication network. Because each DC/AC module capacitors are connected to the same AC critical bus, $v_{acc}$ is equal to $v_r$ (output voltage of each DC/AC), referring to (12). On the other hand, $v_r$ is tightly controlled by inner loops from the view of communication frequency since dynamics of the local inner loop is much faster than communication. As a result, $v_r$ is treated as the modified voltage reference $v$. So the model for voltage restoration is able to be simplified as shown in Fig. 10 (Amplitude Restoration). For given $G_{delay}$ similar pattern as $G_{PWM}$ except for a bigger $T_c$, the model can be derived,

$$v = G_{v_{rec}} G_{delay} v_{ref} + v_{ref} - R_{vir} i_L \frac{1 + G_{v_{rec}} G_{delay}}{1}$$  \hspace{1cm} (21)

Considering the dynamic performance of the system, the closed loop function is expressed as follows,

$$G_c(s) = - \frac{1.5 R_{vir} T_c s^2 + s}{1.5 T_c s^2 + (1 + k_{pv_{sec}} k_{ph_{sec}}) s + k_{pv_{sec}}}$$  \hspace{1cm} (22)

Fig. 11 shows the step response in simulation under different $k_{pv_{sec}}$ with load step test. For a fixed $k_{iv_{sec}}$, different $k_{pv_{sec}}$ brings different dynamic process. Fig. 12 shows the pole-zero map of voltage restoration control block. As $k_{pv_{sec}}$ increasing from 0 to 2, one dominating pole moves towards the origin point, and the second one tends to move towards the stable region slowly, as shown in Fig. 12(a). Also, it can be observed that $k_{iv_{sec}}$ has small effect on the dominating poles movements. Both two dominating poles almost stay in the same position with variable $k_{iv_{sec}}$. Thus mainly $k_{pv_{sec}}$ determines system dominating poles position, which has crucial impact on the system performance.

Similarly, a simplified control diagram for phase restoration is derived as shown in Fig. 10 (see phase restoration block), from which a mathematical model can be derived

$$\delta = \frac{G_{ph_{rec}} G_{delay} \delta_{ref_r} + \delta_{ref} + G_{LPF} k_{ph}}{1 + G_{ph_{rec}} G_{delay}}$$  \hspace{1cm} (23)

Consequently, the dynamical model can be expressed as follows,

$$\delta = G_{LPF} k_{ph} Q / (1 + G_{ph_{rec}} G_{delay})$$  \hspace{1cm} (24)

$$G_{LPF} = \alpha_c / (s + \omega_c)$$  \hspace{1cm} (25)

$$\frac{\delta}{Q} = (as^2 + bs) / (cs^3 + ds^2 + es + f)$$  \hspace{1cm} (26)

$$G_{delay}(s) = 1 / (1.5 T_c s + 1)$$  \hspace{1cm} (27)

with the following parameters:

$$\alpha = 1.5 T_c \omega_c k_{ph}$$
$$b = \omega_c k_{ph}$$
$$c = 1.5 T_c$$
$$d = 1.5 T_c \omega_c + k_{p0_{sec}} + 1$$
$$e = \omega_c + k_{d0_{sec}} + k_{p0_{sec}} \omega_c$$
$$f = k_{d0_{sec}} \omega_c$$

where $\omega_c$ is the cut-off frequency of power calculation low-pass filter and $T_c$ is the communication delay time. The phase regulation coefficient $k_{ph}$ is on the numerator, which indicates that it has no effect on the system dominating poles distribution. The pole-zero map in Z domain under different control parameters for phase restoration is presented in Fig. 13. It can be observed that a similar pole-zero map performance is obtained, which meaning that the proportional term of phase restoration dominates the system stability.
Furthermore, communication delay $T_c$ is also taken into consideration. If $T_c$ is increased to 0.5 s, one dominating pole of phase restoration is moving towards the boundary of stable area. On the other hand, one zero tends to move out of the unit circle, indicating a slow dynamic performance, as shown in Fig. 14(a). Fig. 14(b) presents the pole-zero map for voltage amplitude restoration. The same phenomenon is obtained. Normally, CAN bus have a time delay of hundreds of microseconds according to [43]. So from Fig. 14, it can be concluded that the dominating poles for both voltage amplitude and phase restoration are always kept inside the stable region.

**IV. EXPERIMENTAL RESULTS**

In order to validate the feasibility of the proposed control, a modular online UPS system, shown in Fig. 1, was built in the laboratory. Fig. 15 shows the experimental setup, which

![Fig. 15. Experimental setup.](image-url)
TABLE I. PARAMETERS FOR EXPERIMENTAL SETUP

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>I_{sw}</td>
<td>Switch frequency</td>
<td>10kHz</td>
</tr>
<tr>
<td>L_{gs}</td>
<td>Grid side inductor of AC/DC filter</td>
<td>1.8mH</td>
</tr>
<tr>
<td>C_{f}</td>
<td>Capacitor of AC/DC filter</td>
<td>27μF</td>
</tr>
<tr>
<td>L_{cs}</td>
<td>Converter side inductor of AC/DC filter</td>
<td>1.8mH</td>
</tr>
<tr>
<td>L</td>
<td>Filter inductance of three AC/DCs</td>
<td>1.8mH</td>
</tr>
<tr>
<td>C</td>
<td>Filter capacitance of three AC/DCs</td>
<td>27μF</td>
</tr>
<tr>
<td>V_{ac}</td>
<td>AC/DC reference voltage</td>
<td>650V</td>
</tr>
<tr>
<td>P_{i}</td>
<td>Integral voltage term</td>
<td>0.1</td>
</tr>
<tr>
<td>P_{c}</td>
<td>Proportional current term</td>
<td>1.2</td>
</tr>
<tr>
<td>C_{c}</td>
<td>Proportional voltage term</td>
<td>0.55</td>
</tr>
<tr>
<td>L_{c}</td>
<td>Integral phase term</td>
<td>9</td>
</tr>
<tr>
<td>k_{pv}</td>
<td>Resonant voltage term</td>
<td>70</td>
</tr>
<tr>
<td>k_{Vr}</td>
<td>Resonant current term</td>
<td>150</td>
</tr>
<tr>
<td>k_{Vp}</td>
<td>Proportional voltage term</td>
<td>100,100</td>
</tr>
<tr>
<td>k_{Ip}</td>
<td>Proportional current term</td>
<td>100,100</td>
</tr>
<tr>
<td>V_{ref}</td>
<td>Reference voltage</td>
<td>230V (RMS)</td>
</tr>
<tr>
<td>h_{pv}</td>
<td>Proportional voltage term</td>
<td>1</td>
</tr>
<tr>
<td>h_{v}</td>
<td>Integral voltage term</td>
<td>20.5</td>
</tr>
<tr>
<td>k_{ip}</td>
<td>Proportional phase term</td>
<td>0.2</td>
</tr>
<tr>
<td>h_{Vr}</td>
<td>Integral phase term</td>
<td>9</td>
</tr>
<tr>
<td>R_{v}</td>
<td>Phase control coefficients</td>
<td>0.0001rad/VAr</td>
</tr>
<tr>
<td>C_{dc}</td>
<td>Virtual resistor</td>
<td>20Ω</td>
</tr>
</tbody>
</table>

TABLE II. TRANSIENT DURATION TIME UNDER LINEAR AND NONLINEAR LOAD

<table>
<thead>
<tr>
<th>Voltage overshoot or sag (%)</th>
<th>Linear Load</th>
<th>Duration time (ms)</th>
<th>Nonlinear Load</th>
<th>Duration time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>14% (overshoot or sag)</td>
<td>20-40</td>
<td>12% (overshoot or sag)</td>
<td>40-60</td>
<td>11% (overshoot or sag)</td>
</tr>
<tr>
<td>10% (overshoot or sag)</td>
<td>100-1000</td>
<td>12% (overshoot or sag)</td>
<td>40-60</td>
<td>11% (overshoot or sag)</td>
</tr>
<tr>
<td>12% (overshoot or sag)</td>
<td>40-60</td>
<td>10% (overshoot or sag)</td>
<td>100-1000</td>
<td>10% (overshoot or sag)</td>
</tr>
</tbody>
</table>

Fig. 16. DC/AC modules parallel performance. (a) Active power sharing between three modules. (b) Reactive power sharing between three modules. (c) Output voltage details.

Fig. 17. Active and reactive power of 3 DC/AC modules. (a) Three DC/AC active power. (b) Three DC/AC reactive power.

Fig. 18. Active and reactive power per phase. (a) Phase a active and reactive power of three DC/ACs. (b) Phase b active and reactive power of three DC/ACs. (c) Phase c active and reactive power of three DC/ACs.

consists of four Danfoss converters, one of which works as an AC/DC module to regulate the DC bus. The other three operate as DC/AC modules. The control algorithm was implemented into a dSPACE 1006 platform for real-time control of the experimental setup. A list of critical parameters that have significant effect on the system performance is presented in Table I. Experiments including both steady and transient operation were carried out to validate the proposed control strategy. And the transient duration time is tested according to the IEC 62040-3, which is shown in Table II.

A. Parallel DC/AC Transient Response

Power sharing performance among different modules is evaluated as shown in Fig. 16. In Fig. 16 (a) and (b), active and reactive power sharing performance among three modules is presented. Module #3 is started at around \( t_3 = 4.5\) s while module #1 and #2 are already working in parallel. The active power and reactive power are equally shared during the whole transient process. In Fig. 16(c), it can be observed that it requires 20ms to recover the voltage when module #3 starts to work.

A load step was carried out at \( t = 1\) s. As it can be seen, good power sharing performance among the modules is shown in Fig. 17. Due to the low pass filter for power calculation block, power dynamic process was slower. Moreover, both proper...
active and reactive power sharing performance was also guaranteed in phase \((a, b \text{ and } c)\) of DC/ACs, as shown in Fig. 18. Furthermore, the control performance of the voltage restoration block is also shown in Fig. 19. Fig. 19(a) to (c) show the RMS value of each phase output voltage. A voltage sag of around 8.6\%, compared to the nominal output value, has been produced. In Fig. 19(d), AC critical bus voltage was also controlled tightly during voltage sags smaller than 10\%.

**B. Phase Regulation Control Test**

In this scenario, phase errors between the utility voltage and UPS output starting from about 51.5\(^\circ\), as illustrated in Fig. 7(b), was reduced to zero once starting the phase restoration control at \(t=0.5s\), as shown in Fig. 20(a). However, it has some influence over the voltage amplitude in Fig. 20(b). A voltage overshoot of around 4V RMS occurred, which 1.74\% of the nominal output voltage value. This meets the transient voltage requirement for UPS system that mentioned in the standard IEC 62040-3. Due to the voltage amplitude restoration control action, the amplitude was restored back to the nominal value few cycles later.

**C. Grid Synchronization Process Tests**

Considering the UPS as a whole system, both steady and dynamic performance of the system should be tested at AC critical bus of the UPS system in order to validate UPS system steady and dynamic performance. Synchronization process for the whole UPS system was tested under both linear and nonlinear load condition. The initial phase error was set to \(\pi\). Fig. 21 illustrates the synchronizing process with linear load in one phase while Fig. 22 presents results when the nonlinear load is connected. It can be concluded that good synchronization performance had been obtained.

**D. Linear Load Sharing Tests**

Fig. 23-25 show both balanced and unbalanced load switch performance of the online UPS system. An \(R\) type load was connected between phases \(a\) and \(b\), while phase \(c\) is disconnected. Fig. 23 shows both steady state and dynamic voltage and current in case of highly unbalanced load. It can be observed that 5 utility periods (100 ms) are required to recover the unbalanced voltages with small voltage oscillation when it was suddenly connected.

Similarly, around 5 utility periods, which is 100ms, are required to restore voltage when the unbalanced load was disconnected. And this meets the requirement for linear load changing test shown in TABLE II. Additionally, an \(LR\) type load was connected between phases \(a\) and \(b\), while phase \(c\) is disconnected. Fig. 24 presents both active power and reactive power performance. At \(t_0\), the \(LR\) type load was connected and exited this state at \(t_f\). It can be seen that active power are equally shared as shown in Fig. 24(a). At the same time,
although each phase faces different reactive power, it is still equally shared among each phase among the three modules (Fig. 24(b)-(d)). And the UPS system output voltage performance is presented in Fig. 25(a) and (b). It can be observed that 1 utility period (20ms) are required to recover the voltage. Fig. 25 (c) and (d) depicts the voltage performance under another kind of unbalanced load condition – phase $a$ and $b$ are connected with $LR$ type load while phase $c$ are connected with $R$ type load. It can be observed that voltage is recovered to nominal value very fast. Also balanced load test results are shown in Fig. 26. It takes around 40ms for the UPS to recover output voltage to nominal value when the load is suddenly switched on. Once the load is disconnected again, a similar dynamic performance is guaranteed. The recovery process takes around 30ms. This also meets requirement shown in Table II.

### E. Nonlinear Load Sharing Tests

A diode rectifier circuit was connected to the AC critical bus. UPS line-to-line voltage and phase current were presented. From Fig. 27(a), it can be seen that a small voltage distortion had occurred when the UPS system was connected to the nonlinear load. Fig. 27(b) shows the system performance while UPS keeps synchronizing with the utility. It is noteworthy that the power quality of the UPS output voltage is still maintained while remaining synchronized with the utility when nonlinear load is suddenly connected and disconnected.
V. CONCLUSION

In this paper, a control strategy intended for an online UPS system was developed under a modular online UPS structure. Active and reactive power is equally shared among different DC/AC modules in linear, nonlinear, balanced and unbalanced load condition under both steady and dynamic process, which is validated through the experimental results. An improved system frequency and phase performance during the transient process is obtained due to the synchronization capability of the central control. Moreover, the total UPS system output voltage is tightly controlled and fast recovered to the nominal voltage value and it meets the UPS application standard IEC62040-3. Critical parameters impacts on the system performance are analyzed hierarchically in this paper, which is a guidance to design the system parameters. With the built modular online UPS system, experimental results are obtained to support the proposed control algorithm.

ACKNOWLEDGMENT

The authors gratefully acknowledge the CAPES Foundation, Ministry of Education of Brazil, for the financial support, grant number BEX9233/13-0.

REFERENCES


VI. BIOGRAPHIES

Chi Zhang (S’14) received the B.S degree in electronics and information engineering from Zhejiang University (ZJU), Hangzhou, China in 2012. Between 2012 and 2013, he works as a Master student in National Engineering Research Center for Applied Power Electronics in Zhejiang University. He is currently working toward his Ph.D in power electronic at the Department of Energy Technology, Aalborg University, Denmark. His research interests include power electronics converter control and design in modular uninterruptible power supply systems, active power filter systems and renewable energy generation systems.

Josep M. Guerrero (S’01-M’04-SM’08-FM’15) received the B.S. degree in telecommunications engineering, the M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, in 1997, 2000 and 2003, respectively. Since 2011, he has been a Full Professor with the Department of Energy Technology, Aalborg University, Denmark, where he is responsible for the Microgrid Research Program. From 2012 he is a guest Professor at the Chinese Academy of Science and the Nanjing University of Aeronautics and Astronautics; from 2014 he is chair Professor in Shandong University; and from 2015 he is a distinguished guest Professor in Hunan University.

His research interests is oriented to different microgrid aspects, including power electronics, distributed energy-storage systems, hierarchical and cooperative control, energy management systems, and optimization of microgrids and islanded minigrids. Prof. Guerrero is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, and the IEEE Industrial Electronics Magazine, and an Editor for the IEEE TRANSACTIONS ON SMART GRID and IEEE TRANSACTIONS ON ENERGY CONVERSION. He has been Guest Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS Special Issues: Power Electronics for Wind Energy Conversion and Power Electronics for Microgrids; the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS Special Sections: Uninterruptible Power Supplies systems, Renewable Energy Systems, Distributed Generation and Microgrids, and Industrial Applications and Implementation Issues of the Kalman Filter; and the IEEE TRANSACTIONS ON SMART GRID Special Issue on Smart DC Distribution Systems. He was the chair of the Renewable Energy Systems Technical Committee of the IEEE Industrial Electronics Society. In 2014 and 2015 he was awarded by Thomson.
Juan C. Vasquez (M’12-SM’15) received the B.S. degree in Electronics Engineering from Autonomous University of Manizales, Colombia in 2004 where he has been teaching courses on digital circuits, servo systems and flexible manufacturing systems. In 2009, he received his Ph.D degree on Automatic Control, Robotics and Computer Vision from the Technical University of Catalonia, BarcelonaTECH, Spain at the Department of Automatic Control Systems and Computer Engineering, where he worked as Post-doc Assistant and also teaching courses based on renewable energy systems, and power management on ac/dc minigrids and Microgrids. Since 2011, he has been an Assistant Professor in Microgrids at the Department of Energy Technology, Aalborg University, Denmark, and he is co-responsible of the Microgrids research programme co-advising more than 10 PhD students and a number of international visitors in research experience. Dr Juan Vasquez is member of the Technical Committee on Renewable Energy Systems TC-RES of the IEEE Industrial Electronics Society and the IEC System Evaluation Group SEG 4 work on LVDC Distribution and Safety for use in Developed and Developing Economies. He is a visiting scholar at the Center for Power Electronics Systems – CPES at Virginia Tech, Blacksburg, VA, USA. He has published more than 100 journal and conference papers and holds a pending patent. His current research interests include operation, energy management, hierarchical and cooperative control, energy management systems and optimization applied to Distributed Generation in AC/DC Microgrids.

Ernane Antônio Alves Coelho was born in Teofilo Otoni, Brazil, in 1962. He received the B.S. degree in electrical engineering from the Federal University of Minas Gerais, Belo Horizonte, Brazil, the M.S. degree from the Federal University of Santa Catarina, Florianopolis, Brazil, and the Ph.D. degree from the Federal University of Minas Gerais in 1987, 1989, and 2000, respectively. In 1989, he joined the Electrical Engineering Faculty at Federal University of Uberlandia, where he is currently a Full Professor. In 2014, he was a Visiting Professor with the Microgrid Research Group, Institute of Energy Technology, Aalborg University, Aalborg, Denmark. He is a member of the Brazilian Power Electronic Society (SOBRAEP). He has been working with the Power Electronics Research Group at Federal University of Uberlandia, state of Minas Gerais, Brazil. His research interests are Power-factor Correction, PV and Fuel Cell Systems, Microgrid Modelling and Digital Control by microcontrollers and DSP’s.