Virtual Admittance Loop for Voltage Harmonic Compensation in Microgrids

Cristian Blanco¹, David Reigosa¹, Juan Carlos Vasquez², Josep M. Guerrero² and Fernando Briz¹

¹ University of Oviedo. Dept. of Elect., Computer & System Engineering,
   Gijón, 33204, Spain
   blancocristian@uniovi.es, diaz david@uniovi.es, juq@et.aau.dk, joz@et.aau.dk, fernando@isa.uniovi.es

² Aalborg University. Department of Energy Technology
   Aalborg 9220, Denmark

Abstract—The use of the virtual admittance concept for harmonic and/or unbalance compensation in microgrids when multiple inverters operate in parallel is proposed in this paper. The virtual impedance concept has been traditionally used for these purposes. However, one drawback of the virtual impedance is that it can only be applied to distributed generation (DG) units operating in voltage control mode (VSI-VCM), but is not applicable to DG units working in current control mode (e.g. current regulated voltage source inverters, VSI-CCM). Contrary to this, the proposed method can be used in any converter topology and control mode, including VSI-CCM and VSI-VCM.

Index Terms—virtual admittance, virtual impedance, power quality, voltage harmonics, voltage unbalance, power sharing.

I. INTRODUCTION

During the last decade, the role of microgrids has evolved rapidly. Initially, the final goal of a microgrid was to provide power and heat to a relatively small area [1], often with a limited electrical infrastructure. Later on, the microgrid paradigm was extended with the goal of reducing the transmission lines congestion and losses. In recent years, due to the increased power demand, environmental concerns and applications like off-grid or military, new microgrid facilities are growing progressively in number and size. To fulfill the microgrid requirements, new supervision and control concepts have been developed whenever parallel-connected inverters operate in a microgrid, including islanding detection [4], frequency and magnitude restoration [5], power flow optimization [6], power sharing [7] and power quality improvement [8].

To improve the power quality in microgrids, several approaches have been proposed. Dedicated equipment like active power filters [14] (shunt, series or hybrid) can be used for the case of critical loads. Alternatively, the DG units can be used to improve the power quality at the point of common coupling (PCC) of the microgrid. Both centralized and distributed control strategies have been proposed for this purpose [14]-[16].

In these strategies for islanded microgrids, parallel-connected inverters can be required to inject high frequency current components to the PCC to compensate harmonic components e.g. due to non-linear loads present in the microgrid. Thus, each inverter injects an amount of current in order to contribute to the high frequency voltage compensation. A key issue for these strategies is which share how much current each inverter must inject. The virtual impedance concept is a mechanism that can be applied for this purpose.

The virtual impedance concept can be used as a cooperative mechanism to share unbalance and harmonic compensation among several parallel-connected inverter in a microgrid, and without the need of a centralized control [7, 19]. Furthermore, it can also be applied to inverter soft-starters [20], or combined with droop control methods for active and reactive power sharing [20]. The main drawback of the virtual impedance concept is that it can only be applied to voltage source inverters operating in a voltage control mode (VSI-VCM), its use with voltage source inverters working in current control mode (VSI-CCM) not being feasible.

This paper proposes the use of a virtual admittance for harmonic and/or unbalance compensation sharing when multiple inverters operate in parallel. The proposed method responds to the same physical principles as the virtual impedance concept [7, 19]. However, contrary to virtual impedance based methods, the virtual admittance can also be used when VSI-CCMs participate in a cooperative compensation. Though the proposed concept has similarities with methods that have already been proposed for non-sinusoidal current regulation [26], to deal with unbalances in three phase rectifiers [28] and also to emulate the behavior of generation units using synchronous generators with electronic power converters [29], the use of the virtual admittance for unbalance compensation sharing is, to the best of authors knowledge, an original contribution of the proposed paper.

The paper is organized as follows. Section II presents the basics of the proposed concept. The use of virtual admittance control loop for harmonic compensation is presented in Section III. Simulation and experimental results validating the proposed method are presented in Sections IV and V respectively. Finally, the conclusions are presented in Section VI.

II. VIRTUAL ADMITTANCE CONCEPT

The main goal of the virtual admittance concept proposed in this paper is to share among multiple parallel connected inverters the required actions to eliminate the harmonic content and unbalances from the PCC voltage in islanded microgrids. The use of non-linear loads (NLL) in islanded microgrids makes that voltage harmonic components are commonly found at the PCC. In order to compensate these unwanted harmonic components, each parallel-connected inverter is required to inject harmonic currents to the NLL.
The virtual admittance concept will be thus used in order to designate how much harmonic current each inverter injects.

Fig. 1 shows Norton equivalent circuit of a voltage source, with a virtual admittance, $Y_v$, connected in parallel with the inverter output. It is noted that for the case of a VSI connected to the grid through an output filter ($L_L, LC$ or $LCL$), the virtual admittance can be connected in principle either at the inverter output or at the filter output.

The virtual admittance could be connected in principle either at the inverter output or at the filter output. It is noted that for the particular case of LCL filters, the virtual admittance could be also connected in parallel with the filter capacitor. Placing the virtual admittance at the filter output is not adequate for harmonic compensation. This is due to the fact that if the harmonic voltage is fully compensated (i.e. $u_{out_{\text{hyp}}} = 0$), no virtual current will be consumed by the virtual admittance, therefore there will be no impact on the actual harmonic current supplied by the inverter. On the contrary, placing the virtual admittance either at the inverter output or in parallel with the filter capacitor in the case of LCL filters, will affect to the actual harmonic current supplied by the inverter, and consequently to the harmonic current share among inverters. It is noted however that placing the virtual admittance in parallel with the LCL filter capacitor is not trivial. The LCL filter capacitor voltage is not measured in practice; consequently, it needs to be estimated from the output LCL filter voltage (which is typically measured), the commanded inverter voltage and the filter current.

It is concluded that placing the virtual admittance at the inverter output (LCL filter input) provides the simplest implementation, this option will be considered hereafter.

Fig. 2 shows the schematic representation of a three-phase VSI feeding an LCL filter using the proposed virtual admittance control strategy. This block diagram is applicable both for harmonic compensation, as well as for unbalance compensation (in this case the harmonic order is $h=-1$) [35-38].

The implementation shown in Fig. 2 uses a VSI-CCM. It is noted however that the method can be equally applied to VSI-VCM. A PI resonant controller (PI-RES, Fig. 3), (1)-(3), is used to control both the fundamental component and harmonic components of the inverter output current. The harmonic current consumed by the virtual admittance is obtained from the commanded harmonic voltage to the inverter. A band-pass filter (BPF in Fig. 2) is used to isolate the commanded harmonic component ($u_{inv_{\text{hyp}}}$) from the PI-RES output ($u_{inv_{\text{hyp}}}$).

Since the virtual admittance, $Y_v$, is connected at the inverter output and in parallel with the filter, it will affect to the current phase angle of the overall output current (4), and consequently to the inverter output power factor. To prevent from this to happen, the magnitude of the current consumed by the virtual admittance (5) is forced to be in phase with the current command $i_{dph}^*$. The control mechanism proposed in this paper is called non-phase-disturbing virtual admittance. It is noted that the phase angle of the current command $i_{dph}^*$ is needed for this purpose (see Fig. 2). A unit vector with an angle is built and multiplied by the magnitude of the current consumed by the virtual admittance $i_{v_{dph}}$, guaranteeing therefore that the virtual current does not affect to the inverter output power factor (6).
inverter feeds a local resistive linear load. The proposed virtual admittance based control (see Fig. 2) is implemented in the local controller of master and slave inverters. A central controller implements the harmonic voltage control and sends to each converter both the resulting current commands as well as the selected virtual admittances (see Figs. 4, 5 and 6).

It is observed from (6) that large values of \( |i_y| \) might result in a change in the sign of the current reference \( i_{dph} \), and consequently in a phase shift of 180° between \( i_{dph} \) and \( i_{invdqh} \). To prevent this to happen \( |i_y| \) is limited to a maximum magnitude of \( i_{dph} \).

The same current control strategy is applicable both to VSI-CCM and VSI-VCM, the only difference being the way the current command \( i_{invdqh} \) is obtained. For the case of a VSI-VCM, \( i_{invdqh} \) comes from an outer voltage controller while for the case of a VSI-CCM, it typically comes from other control loops (e.g. power controller) [34]. However, type of control of the inverter does not affect to the performance of the proposed method.

III. HARMONIC COMPENSATION SHARING USING THE VIRTUAL ADMITTANCE

As already mentioned, the main objective of the proposed method is to share among multiple parallel connected inverters the required actions to eliminate the harmonic content and unbalances from the PCC voltage in islanded microgrids. The virtual admittance allows to determine the contribution of each inverter to the overall current needed to clean up the PCC voltage.

a) Central controller design

Fig. 4 shows the scenario that will be used both for simulation and experimental verification. It consists of two VSIs with an output LCL filter each connected in parallel and a central controller. One of the converters is configured as a VSI-VCM (e.g. Master inverter setting the voltage magnitude and frequency), while the other operates as a VSI-CCM (e.g. Slave inverter). The master inverter feeds a local resistive linear load (LL) and a non-linear-load (NLL, Fig. 7), while the slave

![Fig. 3: PI-RES block diagram.](image)

\[
\text{PI-RES}(s) = \text{PI}(s) + \text{RES}_n(s)
\]

\[
\text{PI}(s) = K_p + \frac{K_i}{s}
\]

\[
\text{RES}_n(s) = \frac{1}{s^2 + n \times w_0 + C^2}
\]

\[
i_{invdqh} = i_{dph} - Y_v \times u_{invdqh}
\]

\[
i_y = Y_v \times u_{invdqh}
\]

\[
i_{invdqh} = i_{dph} - Y_v \times e^j 
\]

Fig. 4. Setup used for simulation and experimental verification. NLL stands for non-linear load, the rest of loads in the figure being linear (LL).

The voltage harmonics to be compensated are measured at the PCC, transformed to a reference frame synchronous with each harmonic (see Fig. 2) and transmitted to the central controller using a communication interface, e.g. a WiFi link.

Fig. 5 shows a simplified representation of the proposed control strategy. The central controller transmits to the local control of each inverter the current command and the virtual admittance for each harmonic. Criteria for the optimal selection of the virtual admittances would include distance to the PCC (i.e. impedance), rated power and load level for the inverters injecting harmonic current. At the same time, it would involve a power flow analysis for each particular microgrid configuration. Optimal selection of the virtual admittance is not therefore straightforward, being a topic of ongoing research. Fig. 6 shows the proposed control block diagram of the central controller.

![Fig. 5: Schematic representation of the proposed centralized control.](image)
The reference for each harmonic included in the control (\(u_{\text{out}}\), see Fig. 6) is typically set to 0, meaning that that harmonic will be fully cancelled at the PCC. A synchronous PI regulator, same design as (2) is used for this purpose. It is possible to implement the harmonic compensation strategy locally in each inverter to avoid the use of communications. In this case, each inverter would use a preset value of virtual admittance. This implementation has not been thoroughly studied yet, especially the effects of connecting/disconnecting inverters. On the other hand, the proposed centralized implementation provides substantial advantages it terms of simplicity and robustness, as adding or removing inverters would be “plug and play”.

The output of the PI controller \(i_{\text{dqh}}\) is transmitted to each local controller (see Fig. 6), where it feeds the virtual admittance controller, as shown in Fig. 2. The output current command in the \(h\) harmonic reference frame, \(i_{\text{inh}}\), is then rotated to the fundamental synchronous reference frame (\(i_{\text{inh}}\)).

b) Filter decoupling

The inverter current reference feeds an LCL-decoupling block, which is used to compensate for the effect of the output LCL filter using (7). By doing this, all the inverters inject in phase at the PCC. It is noted in this regard that decoupling of the LCL filter might not be required for the compensation of low-order harmonics, since the effect of the LCL filter is expected to be negligible at low frequencies. However, in case of low cut-off frequency LCL filters or when high-order harmonics are compensated, the LCL filter effect might not negligible, compensation of its effects being therefore necessary.

\[
i_{\text{iqh}} = \frac{C \times L_{\text{g}}}{{s}^{2} + C \times R_{L_{\text{g}}} \times s + 1} i_{\text{iqh}} + \frac{C \times s}{C \times R_{L_{\text{g}}} \times s + 1} u_{\text{out}}
\]

(7)

c) Effects of the virtual admittance on the microgrid stability

The virtual admittance behaves as a passive load which dynamically modifies the share of harmonic current among inverters. A potential risk of instability could occur if an inverter change the sign of the injected harmonic current due to the use of an unrealistically large value for the virtual admittance. Implemented mechanisms to avoid any adverse impact of the virtual admittance on the microgrid stability are summarized following:

- It is guaranteed that the virtual admittance current consumption, \(|i_{v}|\) (see Fig. 2), does not surpass the current command, \(i_{\text{dqh}}\). Depending on the selection of the virtual admittance, one inverter might not contribute with harmonic current (i.e. its harmonic current will be fully consumed by its virtual admittance) but it is guarantee that the inverter will never inject harmonic current in counter-phase.

- The concept of non-phase-disturbing virtual admittance (Fig. 2) guarantees a constant angle of the current injected by the inverter regardless of the virtual admittance value and grid impedances. It is noted that the effect of the output LCL filter is decoupled, meaning that all inverters will inject in phase ant the PCC.

- It is noted that the centralized controller (i.e. voltage controller) bandwidth must be selected to be more than one decade smaller than the smallest local PI-RES bandwidth [39].

![Fig. 6. Block diagram of the proposed centralized harmonic compensation strategy. Note that this scheme is repeated for each harmonic being compensated.](image)

![Fig. 7. Non-linear load block diagram.](image)

IV. SIMULATION RESULTS

Table I shows the parameters for the simulation scenario in Fig 4. A Multiple-Complex Coefficient-Filter Phase Locked Loop (MCCF-PLL) [2] has been used for the synchronization of the power converters and to measure the magnitude and phase of the harmonics to be compensated for. The -5\(^{th}\) and 7\(^{th}\) harmonics are compensated. The centralized PI regulator and the local PI-RES parameters (see Fig. 3, (1), (2) and (3)) are shown in Table 1.

Fig. 8 shows the response of the proposed strategy for different values of the virtual admittance. At \(t=0.3\) s switch \(S\) is closed (Fig. 4) and at \(t=0.6\) s compensation of -5\(^{th}\) and 7\(^{th}\) harmonics is enabled. Fig. 8a shows the commanded virtual admittances. Fig. 8b and 8c show the injected magnitude, -5\(^{th}\) (\(|i_{i}|\)) and 7\(^{th}\) (\(|i_{i}|\)) harmonics, by each inverter. Fig. 8d shows the magnitude of the PCC voltage harmonics (both positive and negative sequence) until order 11\(^{th}\), and the total harmonic distortion (THD). It is observed from Fig. 8b and 8c that from \(t=0.6\) s to \(t=1.5\) s the magnitude of the injected current harmonics by both inverters is the same, as both virtual admittances are set to zero. From \(t=1.5\) s to \(t=2.5\) s, the VSC-VCM decreases the magnitude of the injected current harmonics as its virtual admittance is bigger than that of the VSC-CCM.
This situation is reversed from $t=2.5$ s to $3.5$ s. As expected, the smaller the virtual admittance is, the larger the current injected by the inverter is. At $t=3.5$ s, the virtual admittances are set to zero again.

For $t>5.5$ s, the virtual admittances of the VSI-CCM and VSI-VCM are set to $0.01 \, \Omega^{-1}$ and $1000 \, \Omega^{-1}$ respectively (Fig. 8a). It is seen in Fig. 8b and 8c that for very large magnitudes of the virtual admittance (infinite in the limit), the VSI-VCM does not inject any harmonic current, i.e. its virtual admittance consumes all the inverter harmonic current. Consequently, the rest of the inverters (VSI-CCM) must supply all the current needed to eliminate the voltage harmonics at the PCC.

It is observed from Fig. 8d that once the compensation is enabled ($t=0.6$ s), the $5^{th}$ and $7^{th}$ voltage harmonics are fully cancelled, the THD decreasing from $\approx 7.9\%$ to $\approx 2\%$. It is also observed from Fig. 8 that the transient following changes in the virtual admittance lasts around $500$ ms. After that, the controls are readapted to the new configuration and the voltage harmonics are fully cancelled again. It is noted in this regard that the centralized controller has been intentionally set to a relatively low bandwidth ($\approx 10$ Hz) in order to emulate a low-bandwidth communication channel. This bandwidth can be higher in a real scenario if a high-speed communication channel is used. This will result in a faster transient response since the resonant current controller bandwidth is typically high enough to track the centralized current commands in the range of ms or tens of ms (Fig. 2 and Table I).

![Image](image.png)

**Table I – Setup Parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>VSI-VCM Inverter</th>
<th>VSI-CCM Inverter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated power</td>
<td>50 kW</td>
<td>50 kW</td>
</tr>
<tr>
<td>Capacitor ESR</td>
<td>0.052 $\Omega$</td>
<td>0.052 $\Omega$</td>
</tr>
<tr>
<td>Inductor ESR</td>
<td>0.05 $\Omega$</td>
<td>0.05 $\Omega$</td>
</tr>
<tr>
<td>Inverter-side inductor</td>
<td>2.4 mH</td>
<td>2.196 mH</td>
</tr>
<tr>
<td>Capacitor filter</td>
<td>10 $\mu F$</td>
<td>10 $\mu F$</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>10 kHz</td>
<td>10 kHz</td>
</tr>
<tr>
<td>Centralized controller</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$K_p$</td>
<td>0.07</td>
<td>0.9</td>
</tr>
<tr>
<td>$K_i$</td>
<td>0.3</td>
<td>0.9</td>
</tr>
<tr>
<td>Local PI-RES</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$K_p$</td>
<td>8</td>
<td>3000</td>
</tr>
<tr>
<td>$K_p$</td>
<td>1</td>
<td>300</td>
</tr>
<tr>
<td>$N$</td>
<td>6</td>
<td></td>
</tr>
</tbody>
</table>

This situation is reversed from $t=2.5$ s to $3.5$ s. As expected, the smaller the virtual admittance is, the larger the current injected by the inverter is. At $t=3.5$ s, the virtual admittances are set to zero again.

![Fig. 8](image.png)

**Fig. 8.** Simulation results. Voltage harmonic compensation for different values of the virtual admittance. a) Virtual admittance. b) and c) magnitude of the resulting $5^{th}$ and $7^{th}$ current harmonics; d) Magnitude of the voltage harmonics and THD, shown as a percentage of the fundamental voltage.

Finally, Figs. 9a and 9b show the phase voltages at the PCC before and after the compensation is enabled, the $5^{th}$ and $7^{th}$ harmonics of the PCC voltage being effectively eliminated by the proposed method.

It is concluded from the preceding discussion that the higher the virtual admittance and the output LCL filter impedance of the inverter are, the lower the current injected by the inverter is (see Fig. 8b and 8c). On the contrary, if all the virtual admittances are set to have similar magnitudes and the output impedances (e.g. LCL filter impedance) also have similar values, the harmonic current will be evenly split among the inverters.

In the results shown in Fig. 8, it was assumed that the impedance of the lines connecting each inverter and the PCC were the same.
The effect of having different line impedances between the PCC and the inverter is shown in Fig. 10. In this simulation, a transmission line (TL) with \( R_{TL} = 6 \Omega \) and \( L_{TL} = 5 \text{mH} \) connecting the VSI-VM and the PCC is considered. It can be observed from Fig. 10a that until \( t=2 \text{ s} \) both virtual admittances are set to zero, and both inverters inject almost the same amount of harmonic current (Figs. 10b and 10c). At \( t=2 \text{ s} \) the virtual admittances are increased, the VSI-VM injects less harmonic current than the VSI-CCM, due its higher virtual admittance (0.05 \( \Omega^{-1} \) vs. 0.01 \( \Omega^{-1} \)). It is noted however that, in this case, the VSI-VM injects less harmonic current than in the previous simulation (e.g. 0.43A vs. 0.58A for the 5\( ^{\text{th}} \) harmonic). This is due to the VSI-VM higher output impedance (LCL+TL), which results in a lower current for the same harmonic voltage. It is important to note that the same current as the previous experiment could be obtained using a different virtual admittance magnitude. Such behavior is clearly observed when both inverters have the same virtual admittance (\( t>3 \text{ s} \)): VSI-VM inverter always injects less current than VSI-CCM inverter. It is also observed from Fig. 10b \((t>4 \text{ s})\) that the higher the magnitude of the virtual admittance of both inverters is, the lower is the current injected by the inverter with the highest output impedance.

![Graphs showing voltage harmonic compensation for different values of the virtual admittance and different line impedances between inverters. a) Virtual admittance. b) and c) magnitude of the resulting -5\(^{\text{th}}\) and 7\(^{\text{th}}\) current harmonics; d) Magnitude of the voltage harmonics and THD.](image)

V. EXPERIMENTAL RESULTS

Laboratory-scaled experimental results are presented in this section. Details of the experimental setup can be found in Fig. 4 and Table I. The central controller (Figs. 2 and 4) has been programmed in a computer using Matlab-Guide. The PCC voltage, current references and virtual admittance magnitudes are shared between the central controller and the DSP controlling each inverter via WiFi link. The sampling frequency of the centralized controller is 5 Hz.

Fig. 11 shows the experimental results for the same operating conditions used in Fig. 8 for simulation.

At \( t=1 \text{ s} \) the compensation of the -5\(^{\text{th}}\) harmonic is enabled. It is observed from Fig. 11b that, as expected, both inverters inject a similar amount of harmonic current when the virtual admittances are set to zero. Conversely, the inverter with the larger virtual admittance injects less harmonic current to the non-linear load. The magnitude of the -5\(^{\text{th}}\) harmonic is reduced to zero once the compensation is enabled, the THD reducing from \( \approx 8.2\% \) to \( \approx 2\% \) (see Fig. 11c).

Fig. 12 shows an oscilloscope capture of the PCC voltages before and after the compensation is enabled.

![Graphs showing experimental results. a) Virtual admittance. b) magnitude of the resulting -5\(^{\text{th}}\) current harmonic; c) Magnitude of the voltage harmonics and THD, shown as a percentage of the fundamental voltage.](image)

For \( t>30 \text{ s} \) the virtual admittance of the VSI-CCM and the VSI-VCM are set to 0.01\( \Omega^{-1} \) and 1000\( \Omega^{-1} \) respectively (see Fig. 11a). It is observed from Fig. 11b that when the virtual admittance of an inverter is set to infinite (VSI-VCM, see Fig. 11a), that inverter does not contribute to the harmonic compensation.
Thus, the rest of the inverters (i.e. VSI-CCM) are required to provide all the current needed to realize the compensation. It is observed that the experimental results are in good agreement with simulation results (Fig. 8).

One reason for the differences between simulation and experimental results comes from the fact that the current required to compensate for each harmonic (Fig. 11b) is close to the sensitivity limit of the current sensors, therefore decreasing the signal-to-noise ratio and reducing the accuracy of the PI-RES current control loop in the real implementation. This effect does not occur in simulation.

Finally, Fig. 13 shows the experimental results when different line impedances exist between the inverter and the PCC. The transmission line was emulated using a series connection of a resistance ($R_{TL}=2\Omega$) and an inductance ($L_{TL}=2mH$), placed between the output LCL filter of the VSC-CCM and the PCC. Fig. 13a shows the virtual admittances used in this experiment.

Until $t=7.5$ s both virtual admittances are set to zero, the experimental results showing the same tendencies as the simulation results in Fig. 10b, with both inverters injecting a similar amount of current. For $7.5 < t < 15$s, the virtual admittances are different. The VSI-VCM has the higher virtual admittance ($Y_v=0.05\Omega^{-1}$), and consequently injects less harmonic current than the VSI-VCM. For $t>15$ s, both inverters have the same virtual admittance, the VSI-VCM injecting more current than the VSI-CCM. As for the simulation results, the higher the virtual admittance of both inverters is, the lower the current injected by the inverter with the higher output impedance is (VSI-CCM, see Fig. 13b). This is a very interesting result. If the same virtual admittance is used for all the inverters, those with a higher impedance to the PCC will inject less harmonic current (see Fig. 13b, $15 \text{s} < t < 30 \text{s}$). On the contrary, inverters closer to the PCC and therefore with a lower impedance, will inject more harmonic current, transmission losses being therefore reduced [33].

VI. CONCLUSIONS

A method for harmonic current sharing between parallel-connected inverters based on the use of virtual admittances has been presented in this paper. Though the concept shares some characteristics with virtual impedance based methods, it has the advantage of being applicable to any inverter topology and/or mode of operation, including VSI-VCM and VSI-CCM.

A centralized harmonic compensation strategy has been presented to test the feasibility of the proposed virtual admittance concept. The design of the virtual admittance control loop includes a non-phase-disturbing control loop and the decoupling of the output filter effects. This guarantees that all the inverters inject the required harmonic current in phase at the PCC. The proposed method also has the benefit of reducing the transmission losses, as inverters located farther from the PCC inject less harmonic current than inverters located closer to the PCC.
Simulation and experimental results have been provided to demonstrate the viability of the proposed method.

REFERENCES

[26] Cao Hai-Yan, «Virtual admittance Based Current Control Strategy for Grid-connected Inverters in Microgrid». PRZEGLAD ELEKTROTECHNICZNY (Electrical Review), R. 87 NR 12a/