Adjustable Speed Drives and Power Quality: Challenges and Cost-Effective Opportunities

Pooya Davari, Yongheng Yang, Frede Blaabjerg
Department of Energy Technology, Aalborg University
Aalborg, Denmark
pda@et.aau.dk, yoy@et.aau.dk, fbl@et.aau.dk

Firuz Zare
Global R&D Center, Danfoss Power Electronics A/S
Gråsten, Denmark
fza@danfoss.com

Abstract—This paper provides an overview and proposes cost-effective and efficient opportunities in improving power quality in Adjustable Speed Drive (ASD) systems. In particular, use of Electronic Inductor (EI) technique in single drives to overcome the existing challenges in conventional front-end rectifier systems with focus on partial loading conditions is investigated. Moreover, the effectiveness of EI technique along with a phase-shifted current control in terms of improved grid current quality in multi-drive configurations is addressed. Furthermore, a novel DC-link current modulation scheme for multi-drive systems is proposed. Experimental and simulation results verify the effectiveness of the theoretical analysis.

Keywords—adjustable speed drive; electronic inductor; harmonic mitigation; multi-drive; three-phase diode rectifier.

I. INTRODUCTION

Power quality issues of power electronic systems remain as the main obstacle in developing smarter and clean power grids. The deployment of such technologies can be accelerated by impacting societal perspective through developing more cost-effective power electronic systems with lower complexity. This can be done, by targeting major sources of power quality issues.

Nowadays, Adjustable Speed Drive (ASD) systems are known as one of the major sources of harmonics, which deteriorate the power quality [1]-[6]. Employing adjustable speed technology for motor-drive applications can significantly improve their energy efficiency. However, due to the employment of line-commutated rectifiers (Fig. 1(a)), from power quality point of view the main concern with ASD systems is the generation of current harmonics which may lead to high losses and stability issues in the grid. While improving the input current quality employing Power Factor Correction (PFC) technique is fully accomplished in single-phase systems, it remains as a quite challenging task in three-phase motor drive applications. Although prior art methods [7]-[9] can significantly improve the input current quality, but due to their

---

Fig. 1. ASD system architecture with applying: (a) passive filtering at the DC-link, (b) EI technique using boost converter, (c) multi-drive configuration with phase-shifted current control using SCR and current modulation employing the EI technique.
high complexity, cost, and low efficiency they have not gained much attention in ASD applications. Moreover, three-phase power electronics systems with a new specification (according to IEC 61000-3-12 [10], Tables 4 and 5) can even generate more harmonic currents to improve power quality of grids at medium voltage levels. For example, for \( L_{\text{dc}} = 120 \) and based on Table 4 in IEC61000-3-12, THD, and the fifth current harmonic should be below 48% and 40%, respectively [10]. Therefore, majority of ASD systems are using Diode Rectifier (DR) or Silicon Controlled Rectifier (SCR) with passive filtering.

This paper provides an overview and proposes possible cost-effective and efficient opportunities in improving power quality in ASD systems. First, the short-comings of common passive filtering approaches such as employing DC-side inductors are addressed (Fig. 1(a)). Secondly, an active filtering scheme based on the Electronic Inductor (EI) concept (Fig. 1(b)) [3]-[6], [11]-[13] is analyzed. Furthermore, considering the wide-spread use of ASD systems, the application of the proposed harmonic mitigation scheme is also investigated on multiple drive configurations (Fig. 1(c)) [3], [6], [12], [13]. The principle of the proposed scheme lies in modulating the DC-link current and applying phase-shifted current control to the AC-DC rectification stage to shape multilevel grid currents. The effectiveness of the proposed solutions is validated experimentally.

II. CONVENTIONAL THREE-PHASE RECTIFIER WITH PASSIVE FILTER

In this section, the behavior of the three-phase line-commutated rectifiers (i.e., DR or SCR) with conventional passive filtering (Fig. 1(a)) is first analyzed to understand their drawbacks and facing challenges. Generally, the passive filtering solution has two major drawbacks. First, in order to obtain the maximum performance (i.e., \( \text{THD} \approx 30\% \) and Power Factor \( (\lambda) \approx 0.95 \)), it requires a large inductor. Fig. 2 illustrates the input current waveforms with their corresponding harmonic distributions at two different inductor values at the rated power. As it can be seen, only for large inductor values (i.e., \( L_{\text{dc}} = 30 \) mH), the THD, and \( \lambda \) can be improved. In practice the inductance value is selected in the range of 3-5% (e.g., \( L_{\text{dc}} = 3 \) mH), which can be calculated as,

\[
Z_{\text{f}}(\%) = \frac{X_{L} \bar{I}_{(1)}}{U_{N}}
\]

where \( X_{L} \) is the inductor impedance at grid frequency, \( \bar{I}_{(1)} \) is the peak amplitude of grid fundamental current and \( U_{N} \) is the peak amplitude of the grid phase voltage.

The second shortcoming is that its effective impedance in (1) is dependent on the load current. Fig. 3 illustrates the performance of the passive filtering applying same inductor values in Fig. 2 at a partial loading condition (\( P_{o} = 10\% \)). As it can be seen, even with a large inductor value, the performance of the system significantly reduces and cannot effectively reduce the generated harmonics. In fact, this is an important issue as majority of ASD applications operate in partial...
loading conditions. Therefore, in order to cover wide range of output power levels with satisfying THD, and λ a large inductor is required. However, using a large inductor substantially impairs the power density and dynamic behavior of the system. It should be noted that, in order to meet the required THD, and λ at partial loading conditions using swinging chokes can be a possible solution. However since the range of load profile is quite wide in ASD applications, employing swinging chokes also results in a large inductor. Another alternative passive solution introduced to improve the input current quality of the line-commutated rectifiers is using slim DC-link capacitor. Using slim DC-link capacitors in addition to reduction of the required hold-up time also as discussed in [2] would result in a more complicated situation as the harmonic performance is highly dependent on the load profile.

III. ELECTRONIC INDUCTOR

The simple and cost-effective solution to maintain the performance of the system in terms of THD, and λ is to use EI technique (Fig. 1(b)). The basic idea of the EI is to replace the bulky DC-side inductor with a relatively small one by incorporating a DC-DC converter emulating the behavior of an ideal infinite inductor [5]-[6]. In this situation, the input current (i.e., $i_{ph,abc}$) will be a square-wave with 120 degrees conduction with THD $\approx 30\%$ and $\lambda \approx 0.95$. As Fig. 2 and Fig. 3 clearly show, the main advantage of this technique is its load independence performance (i.e., THD $\approx 30\%$ and $\lambda \approx 0.95$ are maintained regardless of the output power level).

Here, the EI technique is implemented using a boost topology. Therefore, same operating principle for a boost converter operating in Continuous Conduction Mode (CCM) applies to EI as well. The only difference is that the switching frequency ($f_{sw}$) and boost inductor ($L_{dc}$) should be calculated considering the minimum intended output power, so the converter can maintain its performance over wide range of operating powers which is given as [6],

$$L_{dc} > \frac{D(1-D)U_{dc,abc}^2}{2f_{sw,abc}I_{sw}}$$  \hspace{1cm} (2)

For instance, as it is shown in Fig. 3(b), the EI can continue operating in CCM even at 10% of its rated power by suitable selection of the inductor and switching frequency according to (2).

IV. MULTI-DRIVE CONFIGURATION

In many applications it is a common practice to employ parallel connected drive units (e.g., multi-pump arrangement) [14]. In this situation the application demand is met using multiple modestly sized motor units rather than one single large unit. Hence, depending on the applied control strategy such as multi-follower or multi-master the load can be shared across the drive units evenly or unevenly, respectively. This configuration can better satisfy energy efficiency especially under partial load conditions by keeping majority of units in standby mode. More importantly, by implementing a proper interaction among the parallel connected units the input current quality can be significantly improved [3], [5], [12], [13], [15]. Here, the EI technique with a phase-shifted control in a multi-drive configuration is analyzed (Fig. 1(c)).

A. Phase-Shifted Current Control

Fig. 4(a) shows a simplified representation of Fig. 1(c) with two rectifier units using the EI technique. As already mentioned, the EI technique will act as a current source at the dc-link enabling the control of the current at a constant level (i.e., $I_{dc}$). According to Fig. 4(b), combining the SCR and the diode rectifier offers a possibility to improve the grid current quality by properly phase-shifting ($\alpha$) the SCR currents, which in return can cancel out certain harmonics of the total currents drawn by the diode rectifier (i.e., $i_{abc}$). Notably, in the case of the first rectifier unit since $\alpha = 0$ a three-phase DR can be used instead of SCR (see Fig. 1(c) and Fig. 4(a)).

It can be further explained by Fig. 4(a), which exemplifies that the $h^{th}$ harmonic can completely be eliminated by introducing a phase-shift of $180^\circ/h$ to the SCR (i.e., $\alpha = 180^\circ/h$). In order to further illustrate the influence of the phase-shift of the SCR unit on the grid current quality, the performance of the system has been analyzed by applying a...
wide range of the phase-shifts. As it can be seen in Fig. 5(b), an increase of the firing angle can alter the power quality of the grid current by affecting low order harmonics (i.e., 5th, 7th, 11th, and 13th). As it can be seen, the lowest THDₜ is observed in the case of αₜ = 30°.

Notably, the maximum harmonic reduction can be attained when both rectifier units draw equal amount of currents from the grid. This condition cannot easily meet as the ratio of the rectifier's output powers changes as a function of the applied firing angle [2]. This fact happens due to the dependency of the SCR unit rectified voltage on the firing angle. The average rectified voltage of both units can be given as,

\[ U_{rec,s} = U_{rec,d} \cos(\alpha_f) = \frac{3}{\pi} U_{UL, \cos(\alpha_f)} \]  

where \( U_{rec,s} \) and \( U_{rec,d} \) are the average rectified voltages of the SCR and diode rectifier, respectively. Therefore, as the firing angle increases the average voltage reduces and in return the boost converter draw more current in order to adjust the output voltage at a constant value. Now ignoring the power losses on the boost converters the following can be obtain:

\[ \frac{P_{o,s}}{P_{o,d}} = \frac{U_{dc,s} \times I_{ms}}{U_{dc,d} \times I_{md}} = \frac{U_{rec,s} \times I_{ld}}{U_{rec,d} \times I_{ld}} \]  

with \( P_{o,s} \) and \( P_{o,d} \) denoting the output power of the SCR and diode rectifier, respectively, and \( I_{ms} \) and \( I_{md} \) being the average output current of each rectifier. Substituting (3) in (4) and the corresponding condition which makes both rectifiers to draw equal amount of current (i.e., \( I_{ms} = I_{md} \)) is,

\[ \frac{P_{o,s}}{P_{o,d}} = \cos(\alpha_f) \]  

(5)

Therefore, as long as the above condition holds, the maximum harmonic elimination can be obtained. However, in reality each drive unit may run at different power condition and as it is shown in Fig. 5(a) (i.e., Light load), having different loading conditions at each rectifier units results in unequal input currents and consequently incomplete cancellation of the harmonics of interest [3, 12].

B. DC-Link Modulation Scheme

Although an appropriate adjustment of the phase angle of the SCR unit can contribute to an improvement of the grid current quality, but in order to further improve the current quality and reduce the effect of unequal loading condition on the harmonic reduction performance, a current modulation technique can be applied to the EI technique [3]-[6], [11]-[13]. The current modulation method is based on the calculation of a pre-programmed switching pattern for the dc-link current to achieve elimination of low order harmonics in the grid currents. In this approach, a DC-link current modulation scheme is generated by adding or subtracting the phase-displaced current levels. Fig. 6(a) illustrates the principle of this multi-pulse modulation technique (\( i_{sa} = p_0 + p_1 - p_2 \)). Notably, in the case of the first rectifier unit \( \alpha_f = 0 \).

As it is shown in Fig. 6(a), the new modulation signal \( i_{sa} \) consists of flat pulses \( p_0, p_1, \) and \( p_2 \). Hence, following the Fourier series, the harmonic components of each flat pulse can be expressed as,

\[ p_i(t) = a_i^p \cos(h\omega t) + b_i^p \sin(h\omega t) \]  

(6)

in which, \( i = 0, 1, 2 \), and \( h = 1, 3, 5, 7, \ldots \) is the harmonic order, \( \omega \) the fundamental grid angular frequency, \( a_i^p \) and \( b_i^p \) are the Fourier coefficients that are given by,

\[ a_i^p = \frac{2m_i}{h\pi} [\sin(h\alpha_i) + \sin(h\alpha_i + h\beta_i)] \]  

(7)

\[ b_i^p = \frac{2m_i}{h\pi} [\cos(h\alpha_i) - \cos(h\alpha_i + h\beta_i)] \]

Notably, in the case of having only flat current modulation (i.e., Fig. 4(b)) \( m_1 = m_2 = 0 \). Subsequently, according to the superposition principle, the harmonic components of the modulation signal can be obtained as,

\[ i_{s,a}(t) = (a_0^p + a_1^p - a_2^p) \cos(h(\omega t - \theta_{ph})) \]  

\[ + (b_0^p + b_1^p - b_2^p) \sin(h(\omega t - \theta_{ph})) \]  

(8)
in which $ph = a, b,$ and $c$ with $\theta_a = 0, \theta_b = -120,$ and $\theta_c = 120.$ As a result, the $h$-order harmonic magnitude ($I_{r,pk}^h$) of the resultant DC-link modulation scheme can be expressed as,

$$I_{r,pk}^h = \left[ \left( a_0^h + a_b^h - a_c^h \right)^2 + \left( b_0^h + b_b^h - b_c^h \right)^2 \right]^{1/2}$$

(9)

Finally the following condition should hold,

$$\begin{align*}
\alpha_1 + \alpha_2 &= 2\alpha_0 + 60' \\
\alpha_0 < \alpha_1 < \alpha_2 &< \alpha_0 + 60'
\end{align*}$$

(10)

As Fig. 6(b) exemplifies, applying the above current modulation in conjunction with phase-shifting results in a multi-level current waveform at the grid side. As it can be seen the input current quality is improved by obtaining THD$_i = 10.4\%$ and $\lambda = 0.94.$ In that case, the resultant total harmonics of the grid current ($i_{abc}^h(t)$) for parallel connected rectifier systems will become,

$$i_{abc}^h(t) = i_{dabc}^h(t) + i_{r,abc}^h(t)$$

(11)

Hereafter, according to (9) and (11) it is possible to achieve harmonic cancellation by calculating harmonic magnitude of the total input current and solving $I_{r}^h = 0 (h \neq 1)$ and $I_{r}^h = M$ with $M$ being the desired modulation index. In order to obtain more suitable solution to reduce the harmonics of interest, an optimization can be carried out [2]. Using optimization allows applying the maximum allowable harmonic levels defined by the grid code [10].

As Fig. 7 illustrates, the reference current is formed by multiplying the voltage controller output by a pre-programmed modulation signal. Fig. 7 depicts the basic concept in generating the modulation signal (i.e., $i_M$) following Fig. 6(a). As it can be seen, $i_M$ can be generated based on the sum of absolute values of three-phase input currents. The illustrated switching parameters (i.e., $m_0, m_1$ and $\alpha_1$) at both grid side and DC-link currents helps to better understand this relation. As it can be seen the period of the modulation signal $i_M$ is 1/6 of the input currents $i_{abc}.$ Therefore, the simplest way to generate and synchronize the modulation signal inside the controller is to compare it with a sinusoidal signal (i.e., $|\sin(3 \omega_0 t)|$) using the phase locked loop (PLL) estimated angular frequency ($\omega_0$). Comparing the switching angles with the sinusoidal waveform yields the following simple conditions [6]:

$$\begin{align*}
\alpha_t < \alpha_2 &:\quad i_M = m_0 + m_1 \\
\text{else} &:\quad i_M = m_0 \\
\alpha_t > \alpha_2 &:\quad i_M = m_0 - m_1 \\
\text{else} &:\quad i_M = m_1
\end{align*}$$

(12)
To synchronize the current controller with the grid a Second-Order Generalized Integrator (SOGI) based PLL system is adopted [16]. As Fig. 7 depicted, for the simplicity, one line-to-line voltage is fed to the PLL and therefore the result will have 30° phase shift regarding to the phase voltage, which should be corrected within the reference current generator algorithm. In order to obtain a discrete-time integrator for PLL and PI controller, the trapezoidal discretization method is used.

The performance of the proposed harmonic reduction approach can be extended by increasing the number of pulses in the current modulation [6] and increasing the number of the parallel drives. Fig. 8(a) clearly shows that by adding two pulses to the current modulation technique with two drive units the THD, can be improved to 8.4% comparing with Fig. 6(b). Also the effect of increasing the number of the drives from two to three is shown Fig. 8(b). Here, even with adding only one pulse in the current modulation scheme the THD can be reduced to 5.7%. Notably, in all these cases rectifiers draw equal amount of current from the grid according to (3).

Moreover, a suitable solution with high flexibility (i.e., application requirements) can be obtained through an optimization process as discussed in [3], [13], [17]. In other words, instead of fully nullifying the distortions, the harmonics could be reduced to acceptable levels by adding suitable constraints and defining suitable objective functions. It should be noted that, although increasing number of the paralleled-drives reduces the input current distortion but it reduces the power factor (λ). In fact, introducing higher number of drives with phase-shifted currents can adversely affect the displacement factor. Therefore, the power factor should be included in the optimization process in addition to the THD, when number of the parallel-connected drives increases.

V. EXPERIMENTAL RESULTS

In this section the performance of the multi-drive system is verified based on four different cases. Firstly, performance of the passive filtering technique is investigated. In cases two and three, the phase-shifted current control technique is tested using flat current modulation. In the final case, the performance of the system in terms of obtaining better power quality is examined applying the current modulation technique. Finally, in the last case the total input current quality is further improved by increasing number of pulses in the current modulation scheme.

Fig. 9 illustrates the schematic and a photograph of the implemented hardware setup. Experimental results have been carried out on a 6 kW multi-drive system, which consists of two rectifier units (i.e., one DR as the first unit and one SCR as the second unit). As Fig. 9(a) shows, the first rectifier unit (DR) is connected to an Induction Motor (IM) through a 7.5 kW Danfoss Inverter, while the second rectifier (SCR) is connected to a resistive load (RL). In practice, to avoid SCR
TABLE I. PARAMETERS OF THE MULTI-RECTIFIER SYSTEM

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grid phase voltage and frequency</td>
<td>$U_{dca}$, $f_1$</td>
<td>230Vrms, 50Hz</td>
</tr>
<tr>
<td>dc-link output voltage</td>
<td>$U_{dc}$</td>
<td>700 V dc</td>
</tr>
<tr>
<td>Total output power</td>
<td>$P_{out}$</td>
<td>$\approx$ 6 kW</td>
</tr>
<tr>
<td>DC-link inductor</td>
<td>$L_{dc}$</td>
<td>1.8 mH</td>
</tr>
<tr>
<td>DC-link Capacitor</td>
<td>$C_{dc}$</td>
<td>470 $\mu$F</td>
</tr>
<tr>
<td>Snubber (RC) across thyristor</td>
<td>$L_s$, $R_s$</td>
<td>0.18 mH, 0.1 $\Omega$</td>
</tr>
</tbody>
</table>

TABLE II. EMPLOYED MODULES IN THE PROTOTYPES

<table>
<thead>
<tr>
<th>Module</th>
<th>Part-Number</th>
<th>Qty</th>
</tr>
</thead>
<tbody>
<tr>
<td>Three-phase diode rectifier</td>
<td>SKD30</td>
<td>1</td>
</tr>
<tr>
<td>Three-phase SCR</td>
<td>SKKT 106/16</td>
<td>3</td>
</tr>
<tr>
<td>IGBT-diode</td>
<td>SK60GAL125</td>
<td>2</td>
</tr>
<tr>
<td>SCR triggering circuit</td>
<td>RT380T</td>
<td>1</td>
</tr>
<tr>
<td>Current measurement</td>
<td>HX-15</td>
<td>2</td>
</tr>
<tr>
<td>Voltage measurement</td>
<td>LV25-P</td>
<td>4</td>
</tr>
<tr>
<td>Controller</td>
<td>TMS320F28335</td>
<td>2</td>
</tr>
</tbody>
</table>

unit failure and to reduce the overvoltage to a reasonable limit, a RC snubber branch is connected across each thyristor. However, the presence of the snubber branches in the SCR unit causes current spikes in the SCR current (e.g., $i_{s,abc}$) at the point of commutation. In order to damp the current spikes, small inductors (i.e., $L_s$, and $R_s$) are placed in series at AC-side of the SCR unit. Table I and Table II summarize the employed parameters and modules in the implemented system.

Firstly, the performance of the two-rectifier system when the DC-DC converter is in off-state (i.e., $L_{dc}$ performs as a dc-side passive filter) is presented in Fig. 10. As it can be seen, the total input current harmonic distortion (i.e., THD$_{i_{dc}}$) of 71.8% with $\lambda = 0.8$ have been obtained. As it has been mentioned in Fig. 3, operating at lower power levels further reduces the input current quality.

Fig. 11 shows the effect of applying phase-shifted current control strategy with a flat current modulation where the THD of the grid current is improved to 16.8% with $\lambda = 0.93$. Here, the firing angle for the SCR unit is set to 36$^\circ$ for 5$^{th}$ harmonic elimination (i.e., 5x36$^\circ = 180^\circ$). It can be seen that a relatively low 5$^{th}$-order (i.e., 4.3% of the fundamental) is achieved. The reason that the 5$^{th}$ harmonic has not fully cancelled out is mainly due to the effect of the grid impedance which slightly changes the applied phase-shift. In order to obtain the lowest THD$_{i_{dc}}$, as it is depicted in Fig. 5(b), the firing angle should be set to 30$^\circ$. The measured results presented in Fig. 12 verifies the lower distortion of the grid input current (i.e. THD$_{i_{dc}} = 16.2\%$) with $\lambda = 0.94$. Notably, as a smaller firing angle is applied comparing with the previous case the power factor ($\lambda$) is improved to 0.94.

In order to further reduce the THD, multi-pulse current modulation scheme is applied. Here, only one additional level is added to DC-link current and the modulation parameters are optimized in order to minimize the THD. The obtained results are illustrated in Fig. 13 which the total input current quality has been significantly improved by reducing the THD down.
to 10.8% with $\lambda = 0.94$. As it can be seen, comparing with the flat current modulation the first three low harmonics orders of 5th, 7th and 11th have been reduced below 3% of the fundamental current. This is in a close agreement with the simulation results presented in Fig. 6(b). Notably, even with larger firing angle of 38.73° is applied for the current modulation scheme the power factor is maintained at 0.94. This is due to the significant reduction of the distortion factor.

VI. CONCLUSIONS

In this paper simple and effective solutions in improving the power quality in ASD applications are addressed. The introduced EI solution at single-drive systems can effectively meet the required performance independent of the partial loading conditions. Moreover, improving the input current quality applying the EI technique in multi-drive configuration with phase-shifted current control has been analyzed. Finally, the effect of multi-pulse current modulation in conjunction with phase-shifted current control is addressed which substantially reduces input current harmonics. The experimental results validated the effectiveness of the proposed solutions.

VII. REFERENCES


[10] Electromagnetic compatibility (EMC) - Part 3-12: Limits - Limits for harmonic currents produced by equipment connected to public low-voltage systems with input current >16 A and ≤ 75 A per phase, IEC 61000-3-12, 2004.


