High Voltage Gain Quasi-SEPIC DC-DC Converter

Siwakoti, Yam Prasad; Mostaan, Ali; Abdelhakim, Ahmed; Davari, Pooya; Soltani, Mohsen N.; Khan, Noman Habib; Li, Li; Blaabjerg, Frede

Published in:
IEEE Journal of Emerging and Selected Topics in Power Electronics

DOI (link to publication from Publisher):
10.1109/JESTPE.2018.2859425

Publication date:
2019

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):
High Voltage Gain Quasi-SEPIC DC-DC Converter

Y. P. Siwakoti, Member, IEEE, A. Mostaan, A. Abdelhakim, Student Member, IEEE, P. Davari, Member IEEE, M. Soltani, Senior Member, IEEE, Md N. H. Khan, Student Member, IEEE, L. Li, Senior Member, IEEE, F. Blaabjerg, Fellow, IEEE

Abstract—This paper proposes a modified coupled-inductor SEPIC dc-dc converter for high voltage gain ($2 < G < 10$) applications. It utilizes the same components as the conventional SEPIC converter with an additional diode. The voltage stress on the switch is minimal, which helps the designer to select a low voltage and low $R_{DS\text{on}}$ MOSFET, resulting in a reduction of cost, conduction and turn ON losses of the switch. Compared to equivalent topologies with similar voltage gain expression, the proposed topology uses lower component-count to achieve the same or even higher voltage gain. This helps to design a very compact and lightweight converter with higher power density and reliability. Operating performance, steady-state analysis and mathematical derivations of the proposed dc-dc converter have been demonstrated in the paper. Moreover, extension of the circuit for higher gain ($G > 10$) application is also introduced and discussed. Finally, the main features of the proposed converter have been verified through simulation and experimental results of a 400 W laboratory prototype. The efficiency is almost flat over a wide range of load with the highest measured efficiency of 96.2%, and the full-load efficiency is 95.2% at a voltage gain of 10.

Index Terms—Boost converter, coupled-inductor, dc-dc converter, flyback transformer, SEPIC converter, Switched-Mode Power Supply (SMPS)
I. INTRODUCTION

High conversion gain dc-dc power converters have recently seen an increased demand in variety of power electronics applications. In fact, the main reasons behind this increased attention have three folds. Firstly, fast deployment of Renewable Energy (RE) based power systems has intensified the need for high conversion gain power converters. This is due to the low voltage generation inherent in most RE sources such as Photovoltaic (PV) modules and fuel-cells, where stepping up the low input voltage (e.g., 20 V - 40 V) to higher voltage levels (e.g., 200 V - 400 V) is required in order to have a properly function grid-forming or grid-feeding converter [1], [2]. Secondly, prevalence of applications demanding higher voltage levels for better performance, from few hundreds of Volts such as for Light Emitting Diode (LED) in lightning [3] up to few kilovolts in pulsed power applications [4]. Lastly, one of the most relevant is the possibility of distributing electrical energy more efficiently at higher dc voltage levels (e.g., 380 V-400 V or even higher). This is the case in applications such as telecommunication and dc power systems where electrical energy can be transferred with higher efficiency, reliability and power quality [5], [6].

Conventionally, the boost and buck-boost topologies can be employed in order to step-up the output voltage. However, practically achieving conversion gains of beyond six due to presence of parasitic elements is not feasible [2]. Moreover, operating at high duty cycles compromise the boost converter efficiency as small turn-off times which may incline Electromagnetic Interference (EMI) and ripple current levels, indicating a requirement for larger magnetic components [2], [7]. Another derivation of a buck-boost topology suitable for high voltage applications is the flyback converter [4], [8], [9]. Although this topology is well employed for high voltage applications with low parts count, it is only suitable for very low power levels (i.e., < 300 W). This is due to the high dc magnetization current requirement of its flyback transformer, which increases the size of the transformer and consequently the losses for higher power levels under continuous conduction mode operation [8].

From this standpoint, many research efforts have been devoted towards developing high voltage gain power converters without imposing extreme duty ratio. In general, the demanded performance can be obtained through utilizing coupled-inductor, switched inductors and switched capacitor cells [7], [10]-[16] and/or employing multi-cell configurations [4], [17]-[21]. All these attempts are made in order to overcome the existing technological limits (i.e., power switch breakdown voltage and limited power ratings) and to reach the required output voltage level with minimum duty ratio (i.e., obtaining better efficiency). However, in many practical situations, in order to obtain the required voltage gain and reduce voltage stress across the power switch many switched-cells are typically required. Furthermore, using an impedance network is also considered as another topological variant. The impedance network based power converters, known as Z-source, is initially proposed for dc-ac inverter operation [22], but it can be modified to operate as a high voltage gain dc-dc converter [23]. Recently, with the aim of reducing start-up inrush
current and improving the voltage gain of conventional Z-source converter, a variety of modified impedance networks have been introduced. These modifications can be summarized as switched inductor, extended boost, switched inductor quasi Z-source and enhanced boost [24]-[29]. While using the aforementioned topologies a high voltage gain with small duty cycle \(D\) is achievable, but the demerits of the aforementioned topologies are high parts counts (i.e., diodes, inductors and capacitors) and particularly the conduction of most diodes in \((1-D)\) of the switching period, which lead to high power loss and low efficiency.

In spite of topological improvements, connecting two or more power converters in to multi-cell configurations is an alternative way to achieve a high conversion ratio. This can be obtained by series/parallel connection of power converter units [4], [9], cascaded cells [18]-[20] or multilevel approach [21]. With no doubt, multi-cell connection of power converters is an effective way to match the required power rating, voltage gain and reduce voltage stresses across the power switches, but high component count and lower efficiency may limit their performance. Thereby, it is preferable to first maximize the converter performance at the topology level before applying multi-cell connection. It is worth noting that obtaining high voltage gain, high efficiency and high power density at the same time are contradicting targets and a compromise is required to match specific application requirements. As a result designing a power converter with minimum number of components is always desirable. Low parts count can be a good design factor as it may lead to a cost-effective, simple, compact and efficient power converter.

Among aforementioned techniques, using coupled inductor is an effective technique to increase the voltage gain while avoiding high parts count [30], [31]. The main concept in this approach is to obtain the desirable voltage gain by increasing the coupled inductors turns ratio without including more components to the power converter. Therefore, the power loss may be lowered and consequently the efficiency can be improved. The coupled inductor technique associated with the SEPIC topology is introduced in [32]-[34]. Other variants of this converter with higher voltage gain ratio are presented in [35]-[39]. Generally, two main drawbacks can be identified in the introduced methods. Firstly, using two magnetic elements [32]-[37] and necessity of including extra diodes and capacitors cells to further extend the voltage ratio significantly impair the power density. Secondly, in order to mitigate the adverse effect of coupled-inductor leakage inductance, a snubber circuit is mandatory [40]. The presence of snubber circuit impose additional losses on the power converter. However, with suitable coupled-inductor design it is possible to minimize the leakage inductance and consequently the snubber circuit, which in return improves the system efficiency. In [41]-[42], high gain DC-DC converters, using taped inductor technique are introduced where their operations are very similar to converters using coupled inductor technique. However, without minimizing the leakage inductance effects and without using the low power loss snubber circuit, the voltage spike across the power switch is high and the efficiency is degraded. Step-up current-fed converters [43]-[45] with low input current ripple are appropriate solutions
in renewable energy applications, particularly in fuel cell systems. High efficiency is achieved in these converters using soft switching techniques. However, their complicated structures and using more than one active power switch make their controller system more complicated.

From the above discussions, the present work focuses on coupled-inductor method as a suitable candidate to obtain high voltage with low power losses in low to medium power applications. The proposed method is based on the SEPIC dc-dc converter topology. Here using a coupled-inductor, less number of components are employed comparing with prior-art methods. The voltage stress across the active power switch is minimized, which highlights the possibility of utilizing low voltage power switches (i.e., low switching losses) with low turn-on resistance (i.e., low conduction losses), which lead to an efficient and cost-effective design. Moreover, by improving the magnetic coupling the leakage inductance effect is minimized. The principle of operation, theoretical analysis of the proposed converter are investigated in comparison with its similar counterparts. The reported analysis is validated by key experimental results of a 400 W prototype. This paper is improved version of the conference paper [46]. In [46], this converter was introduced for very low power (5 W) applications as a front end DC-DC converter for piezoelectric systems and here are the following improvements for the current work:

a) This converter is introduced as a high step-up and high efficiency converter in renewable energy application with nominal input voltage 40 V and output voltage 400 V as well as having considerable higher power (400 W).

b) In addition to CCM mode, the converter is analyzed in the boundary conduction mode (BCM) and discontinuous conduction mode (DCM). Moreover, a design guideline in order to select the appropriate components value is added to this paper.

c) A derivative converter with higher voltage gain (section IV) based on the proposed converter is also presented.

d) In order to minimize the leakage inductance effects and prevent the voltage spike across the power switch, an improved magnetic coupling is designed and a RCD snubber circuit with low power loss is added in the experimental prototype as well as an efficiency measurement and loss distribution. A peak efficiency of 96.2% confirms the effectiveness of this converter in renewable energy applications.

This paper is structured as follows: Section II describes the proposed topology operation principle and design guidelines under steady state conditions. Analyzing the prior-art methods in comparison with the proposed topology through highlighting key aspects of their performance are addressed in Section III. Section IV is dedicated to further
extend the proposed topology for higher voltage gain ratios. In Section V, experimental results are presented to substantiate the effective performance of the proposed method. Finally, conclusions are drawn in Section VI.

II. OPERATING PRINCIPLE AND STEADY STATE ANALYSIS OF THE QUASI-SEPIC DC-DC CONVERTER

This section starts first by illustrating the operating principle of the proposed converter in continuous conduction mode (CCM). Then, its operation in the discontinuous conduction mode (DCM) is introduced, considering the critical case between the CCM and the DCM, which is called the boundary conduction mode (BCM). Finally, it shows the design steps or guidelines of a 400 W converter.

A. CCM Operation

Compared to the basic coupled-inductor SEPIC converter, as shown in Fig. 1(a), the proposed converter, which is shown in Fig. 1(b), utilizes the same number of components with an additional diode. It is worth noting that this structure does not require an isolated gate drive circuitry for the employed MOSFET, resulting in lower cost and volume. Furthermore, a capacitor is connected in series with the transformer secondary winding, preventing the flow of the dc current in the transformer and, hence, avoiding saturation due to dc current.

![Circuit schematic showing (a) traditional coupled-inductor SEPIC dc-dc converter and (b) proposed coupled-inductor quasi-SEPIC dc-dc converter.](image)

In order to do further analysis on the converter operation, several assumptions are taken into account as follows:

1) The MOSFET and the diodes are ideal, i.e. the ON resistances of the MOSFET and voltage drop across the diodes are neglected;

![Equivalent circuits of the proposed converter in one switching cycle (a) Mode 1 (Qon), and (b) Mode 2 (Qoff).](image)
2) All the employed capacitors are large enough, i.e. the voltage ripples across them are negligible; and

3) The leakage inductance of two coupled inductors are negligible and they are modeled as an ideal transformer with a turns ratio of $N_1: N_2$ and a magnetizing inductance of $L_{m}$ parallel connected to the primary winding.

According to the prior art assumptions, each switching cycle is divided into two modes of operation as shown in Fig. 2(a) and Fig. 2(b). The key waveforms in one switching cycle in CCM are shown in Fig. 3. In Mode 1, as shown in Fig. 2(a), the power switch is turned ON, and the voltage across $L_m$ is equal to the input voltage. Moreover, $D_1$ is ON and $D_2$ is OFF during this mode, where $C_{dc}$ is delivering energy to the load, connected across $C_{out}$.

Hence, from Fig. 2(a)

$$V_{Lm(mode1)} = V_{in}$$  (1)

Then, applying the KVL in secondary winding, the following equation can be obtained as:

$$V_O = V_{dc} + nV_{dc} \quad \text{Where} \quad n = \frac{n_2}{n_1}$$  (2)

Mode 2 starts when the power switch is turned OFF, in which $D_2$ is ON and providing a current path for the magnetizing inductance current. During this mode, $D_1$ is OFF and the output capacitor delivers the required energy to the load. Thus, applying KVL again, the voltage across $L_m$ is given by

$$V_{Lm(mode2)} = \frac{V_{in} - V_{dc}}{1+n}$$  (3)

Due to the voltage-second balance of $L_m$, the following expression can be obtained:

$$DV_{in} + (1-D)(V_{in} - V_{dc}) = 0$$  (4)

Therefore, the voltage across $C_{dc}$ is obtained as

$$V_{dc} = \frac{(1+nD)}{1-D}V_{in}$$  (5)

Substituting (5) into (2), the output voltage is given by
\[ V_O = \frac{1+n}{1-D} V_{in} \]  

Using (6), the voltage gain of the proposed converter is

\[ G = \frac{1+n}{1-D} \]  

Hence, it is obvious that the output voltage is a function of the transformer turns ratio \( n \) or the duty cycle \( D \).

The voltage stress across the power switch is obtained by applying KVL in Fig. 2(b) as follows:

\[ V_S = V_{in} - V_{Lm(mode2)} \]  

Using (3) and (5), we have

\[ V_S = V_{in} - \frac{(V_{in} - V_{C1})}{1+n} = \frac{V_{in}}{1-D} \]  

Comparing (6) and (9), it is clear that voltage stress on the power switch is always lower than output voltage for any turns ratio.

The switching loss can be obtained as

\[ P_S = C_S f_s V_S^2 = C_S f_s \left(\frac{V_{in}}{1-D}\right)^2 \]  

Where, \( C_S \) is MOSFET drain-source intrinsic capacitor, \( f_s \) is the switching frequency and \( V_s \) is the voltage stress across the power switch. From (10), it is obvious that the power loss can be decreased \( n^2 \) times compared to the conventional coupled inductor SEPIC converter. Moreover, the low voltage power MOSFET has lower turn-on resistance that can lead to lower conduction losses and consequently gives a better efficiency.

Similarly, the \( R_{DS,on} \) of the device increases with the blocking voltage capability of the device. Hence, lower voltage device as implemented in the circuit has lower \( R_{DS,on} \), which consequently have lower conduction loss. Hence, with the reduction of the voltage stress both switching and conduction losses are reduced.

Similarly, the voltage stress across \( D_1 \) and \( D_2 \) can be obtained by

\[ V_{D1} = \frac{n V_{in}}{1-D} \]  
\[ V_{D2} = V_O = \frac{1+n}{1-D} V_{in} \]

The current stress of the different components can be determined using the charge balance of the capacitors. According to Fig. 2(b), the output capacitor current is equal to the output current in Mode 2. Therefore,

\[ I_{Cout}(Mode \ 2) = -I_O \]  

Similarly, due to the charge balance in \( C_{out} \), the following equation can be obtained:

\[ I_{Cout}(Mode \ 1) = \frac{(1-D)I_O}{D} \]  

The average value of the current in \( D_1 \) \( (<I_{D1}>\) is equal to output current, i.e.

\[ <I_{D1}> = I_O \]  

Thus, the maximum current in \( D_1 \) can be determined by
\[ I_{D1} = \frac{I_o}{D} \]  

Using Fig. 2, the average values of the transformer primary and secondary current are equal to zero. Therefore, the average current in \( D_2 \) \( <I_{D2}> \) is given by

\[ <I_{D2}> = I_o \]  

The maximum current in \( D_2 \) is given by

\[ I_{D2} = \frac{I_o}{1-D} \]  

Moreover, from Fig. 2(a), the average value of the MOSFET current \( <I_Q> \) is given by

\[ <I_Q> = <I_{LM}> - n <I_{D1}> \]  

The average value of the magnetizing inductor current is equal to the average input current. Since the average value of the transformer primary current is zero, the following equation can be obtained:

\[ <I_Q> = <I_{IN}> - n I_o, \]  

which results in

\[ <I_Q> = \frac{1+n}{1-D} I_o. \]  

Therefore, the maximum current in the MOSFET can be calculated by using

\[ I_S = \frac{1+n}{D(1-D)} I_o. \]

**B. BCM and DCM operations**

The proposed converter goes to boundary conduction mode (BCM) when the magnetizing inductor current drops to zero exactly in the next switching cycle. The magnetizing inductance current and voltage in this mode are shown in Fig. 4. This phenomenon occurs when the magnetic inductance or switching frequency values are small or the converter works under light load conditions. If the inductor current goes to zero before the next switching cycle, the converter works in discontinuous conduction mode (DCM). In the following context, the condition under which the converter goes to the BCM is derived, and then the voltage gain of the converter under DCM is obtained. From Fig. 4, the current ripple across the magnetic inductance is given by

\[ \Delta i_{LM} = \frac{V_{in} DT_S}{i_m} \]  

Also, the average value of the magnetizing current \( <i_{LM}> \) is

\[ <i_{LM}> = \frac{\Delta i_{LM}}{2} = \frac{V_{in} DT_S}{2i_m} \]  

The average current value of the transformer primary and secondary winding is equal to zero due to the series capacitor \( (C_{dc}) \) with secondary winding. Thus, applying KCL results in

\[ <i_{LM}> = <i_{IN}>. \]
where, $<i_{in}>$ is the average value of the input current. If all parasitic effects are neglected the input power is equal to output power, i.e.

$$P_o = P_{in}.$$  \hfill (26)

Or in another way

$$v_{in}i_{in} = v_o i_o.$$  \hfill (27)

The voltage gain of the converter in the BCM can be obtained using (6). Therefore, substituting (6) and (25) into (27) can lead to

$$\frac{V_{in}D}{2Lmf_s} = \frac{(1+n)}{1-D} i_{OB}.$$  \hfill (28)

where $f_s$ is the switching frequency and $i_{OB}$ is the output current under BCM.

Therefore, the boundary output current can be obtained from

$$i_{OB} = \frac{D(1-D)^2V_o}{2Lmf_s(1+n)^2}.$$  \hfill (29)

Using the above equation, the normalized boundary output current is given by

$$\frac{i_{OB}}{V_o} = \frac{D(1-D)^2}{(1+n)^2}.$$  \hfill (30)

Using (28), the minimum value of the magnetizing inductor that is required in order to operate the converter in CCM can be obtained by

$$L_m \geq \frac{D(1-D)^2V_o}{2f_si_{OB}(1+n)^2}.$$  \hfill (31)
The converter goes to DCM if the magnetizing inductance value is lower than (31) for a certain load.

The boundary load resistance and its normalized value can also be obtained as in (32) and (33) respectively, where

$$R_{OB} = \frac{2Lmf(1+n)^2}{D(1-D)^2}, \quad (32)$$

$$R_{OB}^* = \frac{(1+n)^2}{2Lmf_s} \quad (33)$$

The normalized output current and the normalized output resistance are plotted in Fig. 5(a) and Fig. 5(b) respectively for $n=1$ and $n=2$. It is clear that the CCM region can be extended with increasing the coupled inductors turn ratio. The maximum value of the boundary output current can be obtained from the derivative of (29), that occurs under $D=1/3$ and gives the maximum value of the boundary output current as

$$i_{O(max)} = \frac{V_o}{54Lmf_s(1+n)^2} \quad (34)$$

There are three regions in DCM. Modes 1 and 2 are similar to Fig. 2(a) and Fig. 2(b) respectively, while Mode 3 is shown in Fig. 6.
In this mode, the switch and the two diodes are turned OFF and the magnetizing inductor current fall to zero before the next switching cycle. The magnetizing current under DCM is shown in Fig. 7. Hence, the following equations can be derived by using Fig. 7.

\[
\begin{align*}
    i_{PK} &= \frac{V_{in}DT_s}{L_m}, \quad (35) \\
    <i_{Lm}> &= \frac{i_{PK}(D+D_2)}{2} = \frac{V_{in}D(D+D_2)}{2L_mfs}, \quad (36)
\end{align*}
\]

As shown in Fig. 7, \( DT_s \) is the time taken by the inductor current \( i_{Lm} \) to fall to zero from its peak value (i.e. at the end of \( V_{gs} \) ON).

As discussed before, the average value of the magnetizing inductor current is equal to input current, i.e.

\[
    <i_{Lm}> = <i_{in}>. \quad (37)
\]

Also, the output power is equal to the input power if all parasitic effects are neglected i.e.

\[
    P_{in} = P_o = \frac{V_{in}^2D(D+D_2)}{2L_mfs} = \frac{V_o^2}{R}. \quad (38)
\]

Due to the voltage-second balance of the magnetizing inductance, the following relation can be obtained:

\[
    DV_{in} + \frac{D_2(V_{in}-V_{DC})}{1+n} = 0. \quad (39)
\]

Substituting (2) into (39) leads to

\[
    D_2 = \frac{V_{in}}{V_o(n+1)V_{in}}. \quad (40)
\]

The relationship between \( D \) and the voltage gain of the converter during the DCM can eventually be derived by substituting (40) into (38) as follows:

\[
    D = \sqrt{2\tau M_{DCM}(M_{DCM} - (n + 1))}, \quad (41)
\]
Fig. 8. Voltage gain versus duty ratio at DCM operation under various $\tau_L$ values and $n = 4$.

where the normalized input time constant $\tau_L$ is given by

$$\tau_L = \frac{L}{RT_s} = \frac{f_s}{R},$$

(42)

Where $f_s$ is the switching frequency and $R$ is the equivalent load resistance. Curves illustrating (41) are shown in Fig. 8 for different $\tau_L$ values during the DCM operation. From (41), it is quite obvious that the voltage gain is load dependent during the DCM. Finally, the DCM is not recommended in general.

C. Design guidelines

The component values in the proposed converter can be determined considering the following specifications:

1) input voltage varies between 30 V and 50 V and its nominal value is 40 V;
2) output voltage is fixed to 400 V;
3) switching frequency is set to be 100 KHz;
4) nominal output power equals 400 W, corresponding to $I_O = 1$ A;
5) converter works in CCM;
6) voltage stress on power switch should be lower than 150 V, which is the rated value of the selected MOSFET; and
7) Voltage ripple across the capacitors should be lower than 1% of their nominal values.

Using (11), the voltage stress across the switch can be determined as

$$V_S = \frac{V_o}{1+n}$$

(43)

Using (43), in order to restrict the voltage stress across the switch to 80 V, n should be equal to or higher than 4. Therefore, in the experimental prototype n=4 is selected.

The minimum and maximum value of the duty cycle is determined using (7)

$$D_{\text{min}} = \frac{1}{1} - \frac{(1+n)V_{\text{in},\text{max}}}{V_o} = 1 - \frac{5\times50}{400} = 0.375$$

(44)
\[ D_{\text{max}} = 1 - \frac{(1+n)V_{\text{in}}_{\text{min}}}{V_O} = 1 - \frac{5 \times 30}{400} = 0.625 \]  

(45)

Also, the nominal value of the duty cycle is determined as \( D = 0.5 \)

Using (31), in order to maintain the converter operates in CCM in half load \( (I_O = 0.5\, A) \) and maximum input voltage, the minimum value of the magnetizing inductance can be determined as

\[ L_m(\text{min}) \geq \frac{0.375 \times (1 - 0.375) \times 400}{2 \times 100 \times 10^3 \times 25 \times 0.5} = 23.43\, \mu H \]  

(46)

Finally, a coupled inductor with \( n = 4 \) and \( L_m = 39\, \mu H \) is utilized in the experimental prototype.

Moreover, the maximum value of the voltage across \( D_1 \), obtained from (11) is

\[ V_{D1} = \frac{nV_{\text{in}}(\text{max})}{1 - D} = \frac{4 \times 40}{1 - 0.5} = 320\, V. \]  

(47)

The voltage stress on \( D_2 \) is equal to the output voltage that is \( 400\, V \).

The output capacitor current is equal to the output current in Mode 2. Therefore, the voltage ripple across this capacitor can be determined as

\[ \Delta V_{\text{Cout}} = \frac{(1 - D) I_O}{C_{\text{out}}} \]  

(48)

Therefore,

\[ C_{\text{out(min)}} = \frac{(1 - D_{\text{max}}) I_O}{I_O f \Delta V_{\text{Cout}}} = \frac{(1 - 0.55) \times 1}{100 \times 10^3 \times 4} = 1.125\, \mu F \]  

(49)

As a result, a 1 \( \mu F \) ceramic capacitor is selected in the experimental prototype. At nominal input voltage, the output voltage ripple is slightly higher than 1\% of the output voltage value. However, the output voltage ripple can be lower with increasing the size of output capacitor.

\( C_{\text{dc}} \) current is equal to the \( D_1 \) current during Mode 1. This capacitor is discharged in Mode 1 and its voltage is decreased. Therefore, the voltage ripple is

\[ \Delta V_{\text{Cdc}} = \frac{D I_{D1}}{C_{\text{dc}}} \]  

(50)

Substituting (16) into (50) gives

\[ \Delta V_{\text{Cout}} = \frac{I_O}{C_{\text{dc}}} \]  

(51)

That determines the minimum value of \( C_{\text{dc}} \) as

\[ C_{\text{dc(min)}} \geq \frac{I_O}{f \Delta V_{\text{Cdc(min)}}} = \frac{1}{100 \times 10^3 \times 2.4} = 4.17\, \mu F \]  

(52)

A 4.4 \( \mu F \), 400 V ceramic capacitor is used in the experimental prototype.

Using (16) and (18) the maximum current stress on \( D_1 \) and \( D_2 \) can be obtained by

\[ I_{D1_{\text{max}}} = \frac{I_O}{D_{\text{min}}} = \frac{1}{0.375} = 2.66\, A \]  

(53)

\[ I_{D2_{\text{max}}} = \frac{I_O}{1 - D_{\text{min}}} = \frac{1}{1 - 0.6255} = 2.66\, A. \]  

(54)

As a result, power diode C3D03060 with a DC blocking voltage 600 V and continuous forward current at 11 A at
\( T_c = 25^\circ C \) is selected for \( D_1 \) and \( D_2 \).

The maximum current stress on the power switch can be obtained using (21)

\[
I_{Q_{\text{max}}} = \frac{(1+nD_{\text{max}})I_D}{D_{\text{max}}(1-D_{\text{max}})} = \frac{(1+4\times 0.625) \times 1}{0.625 \times (1-0.625)} = 14.93 \, A.
\] (55)

Therefore, a power MOSFET IRFB4321PBF with \( V_{DS} = 150 \, V \) and \( I_D = 85 \, A \) is selected.

### III. COMPARISON WITH CONVENTIONAL TOPOLOGIES

#### A. Comparison with conventional SEPIC converter

In this section, the proposed converter is compared with conventional coupled inductor SEPIC converter. The voltage gain in the proposed converter is higher for any duty cycle by adding only one diode. With higher voltage gain, the switch voltage stress in the proposed converter is lower than the conventional SEPIC converter when \( n > 1 \).

In order to achieve a high voltage gain, usually \( n \) is more than one, which helps to choose a low voltage and low \( R_{DS} \), on MOSFETs. This can lead to lower conduction and switching loss and thereby the efficiency can be improved.

Another feature of the proposed converter is that the current on the primary and secondary winding, power switch, intermediate capacitor \((C_{ac} \text{ in compare with } C_{ac})\) is always lower than the conventional SEPIC converter when \( n \geq 1 \).

Table I compares the proposed Quasi-SEPIC converter with its conventional counterpart.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>SEPIC (Fig. 1(a))</th>
<th>Proposed quasi-SEPIC (Fig. 1(b))</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage gain expression ( \frac{V_{\text{out}}}{V_{\text{in}}} )</td>
<td>( \frac{nD}{1-D} )</td>
<td>( 1 + n ) ( \frac{V_{\text{in}}}{1-D} )</td>
</tr>
<tr>
<td>Total no. of components (including ( C_{\text{in}} ) and ( C_{ac} ) )</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>No. of switch</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>No. of diode</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>No. of capacitor</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>No. of coupled inductor</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Voltage stress on switch ( Q_1 )</td>
<td>( \frac{n}{1-D} V_{\text{in}} )</td>
<td>( \frac{V_{\text{in}}}{1-D} )</td>
</tr>
<tr>
<td>Current stress on switch ( Q_1 )</td>
<td>( \frac{nD I_D}{D(1-D)} )</td>
<td>( \frac{(n+D)I_D}{D(1-D)} )</td>
</tr>
<tr>
<td>Voltage Stress on diode ( D_1 )</td>
<td>( \frac{n}{1-D} V_{\text{in}} )</td>
<td>( \frac{n}{1-D} V_{\text{in}} )</td>
</tr>
<tr>
<td>Voltage Stress on capacitor ( C_{ac} )</td>
<td>( nV_{\text{in}} )</td>
<td>NA</td>
</tr>
<tr>
<td>Current stress on winding ( \text{Mode 1:} \frac{-n(n+2)I_D}{D(a+n+1)I_D} \text{ Mode 2:} \frac{-n(n+2)}{(n+1)D+a} )</td>
<td>( \frac{-nD I_D}{D(a+n+1)I_D} )</td>
<td>( \frac{-nD I_D}{D(a+n+1)I_D} )</td>
</tr>
<tr>
<td>Current stress on capacitor ( C_{ac} )</td>
<td>Mode 1: ( \frac{-n(n+2)I_D}{D(a+n+1)I_D} ) Mode 2: ( \frac{-n(n+2)}{(n+1)D+a} )</td>
<td>NA</td>
</tr>
<tr>
<td>Current stress on winding ( \text{Mode 1:} \frac{I_D}{1-D} \text{ Mode 2:} \frac{I_D}{1-D} )</td>
<td>( \frac{I_D}{1-D} )</td>
<td>( \frac{I_D}{1-D} )</td>
</tr>
<tr>
<td>Current stress on diode ( D_2 )</td>
<td>( \frac{I_D}{1-D} )</td>
<td>( \frac{I_D}{1-D} )</td>
</tr>
</tbody>
</table>

Note: NA is not applicable.
B. Comparison with other converter with similar voltage gain

Higher boost converter topologies are also available in the literature using multi-stage and/or voltage multiplier cells or using multiple winding coupled inductors. However, for a fair comparison, only topologies with one two-winding coupled inductor type converter with one active switching device and similar voltage stress are considered for comparison. Hence quadratic boost type and topologies with two or more than two switches are excluded from the comparison along with three winding coupled inductor topologies. Table II compares the proposed converter with other two winding coupled inductor converters.

Topologies presented in [32]-[34] produce the same voltage gain as of the proposed topology; however the number of capacitors and diodes are higher than the proposed topology. With two magnetic elements in [35]-[37], these converters require more space whilst their voltage gains are significantly lower. Similarly, the voltage gain for the topology presented in [38] and [39] are higher than the proposed converter; however, the number of components is higher than the proposed topology. These two topologies are considered to be compared fair with the extended circuit of the proposed topology and hence will be discussed in Section IV. Fig. 9 compares the voltage gain of the proposed converter and the presented converters in [32]-[39].

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Voltage Gain ( \left( \frac{G_v}{V_{dc}} \right) )</th>
<th>Voltage Stress on Switch</th>
<th>No. of components</th>
<th>Coupled-inductor</th>
<th>L</th>
<th>D</th>
<th>C*</th>
<th>S/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed Converter</td>
<td>( \frac{1 + n}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>3</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [32]</td>
<td>( \frac{1 + n}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>4</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [33]</td>
<td>( \frac{1 + n}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td>5</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [34]</td>
<td>( \frac{1 + n}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>0</td>
<td>3</td>
<td>4</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [35] and [36]</td>
<td>( \frac{D(1 + n)}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [37]</td>
<td>( \frac{1 + n D}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [38], And[39]</td>
<td>( \frac{1 + n + n D}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>0</td>
<td>4</td>
<td>5</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

*Including input and output capacitor

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Voltage Gain ( \left( \frac{G_v}{V_{dc}} \right) )</th>
<th>Voltage Stress on Switch</th>
<th>No. of components</th>
<th>Coupled-inductor</th>
<th>L</th>
<th>D</th>
<th>C*</th>
<th>S/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed Converter</td>
<td>( \frac{1 + n}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>3</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [32]</td>
<td>( \frac{1 + n}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>4</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [33]</td>
<td>( \frac{1 + n}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td>5</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [34]</td>
<td>( \frac{1 + n}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>0</td>
<td>3</td>
<td>4</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [35] and [36]</td>
<td>( \frac{D(1 + n)}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [37]</td>
<td>( \frac{1 + n D}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Converter in [38], And[39]</td>
<td>( \frac{1 + n + n D}{1 - D} )</td>
<td>( \frac{V_{dc}}{(1 - D)} )</td>
<td>1</td>
<td>0</td>
<td>4</td>
<td>5</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

*Including input and output capacitor

Fig. 9. Comparison of voltage gain of the proposed converter with different two-winding inductor based high boost single switch dc-dc converter in CCM (n = 2).
IV. DERIVATIVE CONVERTER WITH HIGHER VOLTAGE GAIN

The voltage gain of the proposed converter can be raised further by adding one diode and one capacitor to its structure as shown in Fig. 10. The output capacitor $C_o$ is split into two capacitors ($C_{o1}$ & $C_{o2}$) and $D_3$ is inserted between the negative terminal of the load and the secondary winding of the transformer. In CCM as shown in Fig. 11, there are two modes in one switching cycle. When the power switch is turned ON, the diode $D_1$ becomes forward biased while diodes $D_2$ and $D_3$ become reverse biased. When the power switch is turned OFF, the diode $D_1$ is turned OFF while $D_2$ and $D_3$ are ON. Similar analysis can be made for this extended gain converter as well.

![Derivative circuit of quasi-SEPIC for higher voltage gain.](image)

Applying the voltage-second balance principle on the magnetizing inductance leads to

$$DV_{in} + (1 - D) \frac{V_{in} - V_{cdc}}{1 + n} = 0$$

That results in

$$V_{cdc} = \frac{1 + nD}{1 - D}$$

Using KVL in Mode 1

$$V_{c1} = V_{cdc} + nV_{in} = \frac{1 + n}{1 - D} V_{in}$$

Also, the voltage across $V_{c2}$ can be obtained using KVL in Mode 2

$$V_{c2} = \frac{dn}{1 - D}$$

Therefore, the output voltage can be obtained using (58) - (59)

$$V_o = V_{c1} + V_{c2} = \frac{1 + n + nD}{1 - D} V_{in}$$

The voltage stress across the power switch and diodes can be expressed as given in the following equations

$$V_{D1} = \frac{nV_{in}}{1 - D}$$

$$V_{D2} = \frac{(1 + n)V_{in}}{1 - D}$$

$$V_{D3} = \frac{nV_{in}}{1 - D}$$

$$V_s = \frac{V_{in}}{1 - D}$$
Comparing (61) – (64) with the output voltage, it is clear that the voltage stress on all semiconductor devices is lower than the output voltage. Particularly, although the voltage gain can be raised compared with the elementary converter proposed in Fig. 1, the voltage stress on the switch remains unchanged. Therefore, the power switch with low ON resistance (R_{DS,ON}) can be utilized that can lead to lower conduction loss and higher efficiency.

From the voltage gain view-point, the derivative of the proposed converter has equal voltage gain with converters that have been presented in [38]-[39]. However, there are fewer components in the proposed converter in Fig. 10. Refer to Table II, there are five capacitors and four diodes in the presented converters in [38]-[39], while there are four capacitors and three diodes in the proposed extension of the converter shown in Fig. 11.

![Fig. 11. Equivalent circuits during one switching cycle (a) Mode 1 (Q_{on}), and (b) Mode 2 (Q_{off}).](image)

V. SIMULATION AND EXPERIMENTAL RESULTS

Simulations were carried out in Matlab-Simulink with PLECS toolboxes included to verify the performance of the proposed converter. The converter was simulated with \( N = 4, \) (\( N_1 : N_2 = 1:4 \)), \( D = 0.5 \) and \( f_s = 100 \text{ kHz} \). With these conditions, the output voltage is boosted to \( V_O = 398 \text{ V} \) using a \( V_{dc} = 40 \text{ V} \), which is consistent with (6) as shown in the sixth trace of Fig. 12 (a). The drain source voltage of the switch are around 80 V as shown in the first trace of Fig. 12 (b), which helps to select a low voltage and a low \( R_{DS,ON} \) switch. Other simulated waveforms are also noted to be in agreement with the theoretical values derived in Section-II. The performances expected from the converter are thus verified in simulations.

In order to verify the functionality and validate the reported analysis, a 400 W prototype of the proposed quasi-SEPIC converter (Fig. 1(b)) is implemented as shown in Fig. 13. This prototype is designed to achieve a voltage gain of 10
from a dc input voltage \( V_{in} \) of 40 V, i.e. the output voltage \( V_{out} \) is set to be 400 V. Hence, for the selected value of \( n = 4 \), the duty cycle \( D \) is set to be 50 %.

The parameters of this prototype are as listed in Table III, where these parameters are designed as explained before.

The steady-state open-loop experimental results of this prototype are shown in Fig. 14, in which Fig. 14(a) shows the output voltage \( v_{out} \), the voltage across \( C_{dc} \) \( v_{C_{dc}} \), and the voltage across the switch \( v_s \), while Fig. 14(b) shows the input current \( i_{in} \) and the switch current \( i_q \) with \( v_s \). Then, Fig. 14(c) shows the coupled inductors primary and secondary side voltages \( v_{pr} \) and \( v_{sr} \) respectively with \( v_s \). Note that an output voltage of 385 V has been achieved at full-load under open-loop condition due to the voltage drop in the parasitic resistances and the non-ideal coupled inductors.

It is worth to note that this prototype utilizes an RCD snubber across the primary side in order to mitigate the effect of the leakage inductance of the coupled inductors and prevent the switch from any voltage spikes. In order to emphasize the importance of this snubber, Fig. 15 shows the voltage across the switch \( v_s \) without and with the RCD snubber at full-load. Fig. 15(a) shows \( v_s \) without the RCD snubber and the peak voltage of the spike is lower than the rated voltage of the switch, i.e. smaller that 150 V. Meanwhile, Fig. 15(b) shows \( v_s \) with the RCD snubber and the voltage is effectively clamped. Note that the coupled inductors have been implemented with an interleaved design in order to minimize the leakage inductance, minimize the snubber circuit requirements, and improve the efficiency as a consequence.

Finally, the efficiency of the proposed converter has been measured using KinetiQ PPA5530 power analyzer, and the obtained results are as shown in Fig. 16(a). This figure shows that a maximum efficiency of 96.2 % has been obtained.
As shown in Fig. 16(b), the I^2R losses in the switch and the snubber accounts the major losses in the converter. This is as expected from the converter, as the current in the primary winding and hence the current in the switch is proportional to the voltage gain of the converter (55). However, the reduction of voltage stress on the switch helps to select a lower voltage and lower \( R_{\text{DS,on}} \) switch with lower conduction loss. These different results verify the prior introduced analysis and discussions, and confirm the functionality of the proposed converter.

### Table III

| Parameters of the 400 W Quasi-SEPIC Converter Prototype |
|-----------------|-----------------|-----------------|
| \( V_{\text{in}} \) | 40 V            | \( V_{\text{out}} \) | 400 V |
| \( n \)          | 4               | \( D \)          | 50 %  |
| \( C_{\text{dc}} \) | 4.4 \( \mu \)F | \( C_{\text{out}} \) | 1 \( \mu \)F |
| \( f_s \)         | 100 kHz         | \( L_m \)        | 39 \( \mu \)H |

Fig. 13. A 400 W quasi-SEPIC converter prototype. Note that the converter diodes (\( D_1 \) and \( D_2 \)) are on the bottom of the PCB.

Fig. 14. Obtained steady-state experimental results of the 400 W quasi-SEPIC converter at full-load. (a) Output voltage (\( v_{\text{out}} \)), voltage across \( C_{\text{dc}} \) (\( v_{\text{dc}} \)), and voltage across the switch (\( v_s \)); (b) input current (\( i_{\text{in}} \)), switch current (\( i_s \)), and voltage across the switch (\( v_s \)); and (c) coupled inductors primary side voltage (\( v_{\text{pr}} \)), coupled inductors secondary side voltage (\( v_{\text{sr}} \)), and voltage across the switch (\( v_s \)).
Fig. 15. Experimental results of the 400 W quasi-SEPIC converter switch voltage ($v_s$) at full-load, where (a) shows $v_s$ without the RCD snubber, while (b) shows $v_s$ with the RCD snubber.

Fig. 16. (a) Measured efficiency of the 400 W quasi-SEPIC converter at a voltage gain of 10 ($V_{in} = 40$ V), and (b) major power loss distribution at full load.

VI. CONCLUSION

An efficient and high voltage gain modified coupled-inductor SEPIC dc-dc converter has been introduced in this paper with detailed theoretical explanations. Additionally, steady-state analysis and mathematical derivations of the proposed converter has been shown sequentially. Compared to equivalent topologies with similar voltage gain expression, the proposed topology uses lower component-counts to achieve the same or even higher voltage gain. This helps to design a very compact and light-weight converter with higher power density and reliability. The voltage stress on the switch is minimal, which helps the designer to use a low voltage and $R_{DS(on)}$ MOSFET, resulting in a reduction in cost, conduction losses and turn ON losses of the switch. Simulation and experimental results have verified these features in addition to practicality of the proposed converter for various power applications.

The measured efficiency of the converter over a wide range of load is above 95% with a peak efficiency of 96% at a voltage gain of 10, which is comparatively higher than the conventional converter having similar voltage gains and power levels. These demonstrated performances clearly show the proposed topology as a competitive alternative for a practical application where a high voltage gain is demanded, such as for a fuel cells, PV and high voltage Light Emitting Diode (LED) lamps.
REFERENCES


