An Overview of Assessment Methods for Synchronization Stability of Grid-Connected Converters under Severe Symmetrical Grid Faults

Mads Graungaard Taul, Student Member, IEEE, Xiongfei Wang, Senior Member, IEEE, Pooya Davari, Member, IEEE, Frede Blaabjerg, Fellow, IEEE

Dept. of Energy Technology
Aalborg University, Denmark

Abstract—Grid-connected converters exposed to weak grid conditions and severe fault events are at risk of losing synchronism with the external grid and neighboring converters. This predicament has led to a growing interest in analyzing the synchronization mechanism and developing models and tools for predicting the transient stability of grid-connected converters. This paper presents a thorough review of the developed methods that describe the phenomena of synchronization instability of grid-connected converters under severe symmetrical grid faults. These methods are compared where the advantages and disadvantages of each method are carefully mapped. The analytical derivations and a detailed simulation model are verified through experimental tests of three case studies.

Steady-state and quasi-static analysis can determine whether a given fault condition results in a stable or unstable operating point. However, without considering the dynamics of the synchronization unit, transient stability cannot be guaranteed. By comparing the synchronization unit to a synchronous machine, the damping of the phase-locked loop is identified. For accurate stability assessment, either nonlinear phase portraits or time-domain simulations must be performed. Until this point, no direct stability assessment method is available which consider the damping effect of the synchronization unit. Therefore, additional work is needed on this field in future research.

Index Terms—Grid-Connect, Voltage-Source Converter, Severe Grid Fault, Synchronization Stability, Fault Ride-Through

I. INTRODUCTION

With globally increasing electricity demand and a desire to bring down CO₂ emissions, a transition from fossil fuels to sustainable energy is needed [1]. This objective has highly increased the installed capacity of grid-connected renewables such as wind and photovoltaics (PV) in modern power systems. The continuous advancements in Renewable Energy Sources (RES) will cause a high share of distributed power generation to centralize power generation in the coming decades [2].

Today, the main production of electrical energy comes from centralized power plants which due to their large rotational inertia provide the power system with high transient stability and robust performance [3]. Eventually, the rotational inertia, which provides the immediate response to a grid frequency disturbance, will be lost in a power electronic-based power system as power electronic converters do not inherently provide inertia [3], [4]. Having a high penetration level of Distributed Generation (DG) greatly affect how the network is being supported during disturbances and fault situations. Unlike synchronous machines, the transient behavior of a converter is almost entirely determined by the control structure employed [5]. Previously, it was desirable for small power generation units such as Wind Turbines (WTs) and PV systems to disconnect from the utility grid during abnormal situations. This was acceptable since the small power generation deficit was nearly unmeasurable. With a significant increase of renewables, loss of generation will have an immense impact on the network such as frequency instabilities that eventually can lead to disruption of power and even black-out [5].

The aforementioned conditions have enforced Transmission System Operators (TSOs) and Distribution System Operators (DSOs) to require certain behavior of DGs during disturbances and faults. To assure a high security of supply, Low-Voltage Ride-Through (LVRT) capability is required by DGs. For interconnection of RES like PV and WT units, the grid, the Voltage-Source Converter (VSC) is a commonly used topology [6]. In order to attenuate high-frequency switching harmonics emitted by the converter, line filtering is needed and a third order LCL filter is usually employed due to its high attenuation capability and its compactness compared to a single bulky output reactor [7]–[9]. Currently, the majority of grid-tied converters used in PV applications and wind power systems can be classified as grid-feeding/following current-controlled converters that aim to inject maximum power in the form of sinusoidal currents to the grid [5], [10]. Therefore, with grid-feeding converters dominating today’s control of grid-connected RES and considering that they should support the network according to grid code requirements, it is important to evaluate the performance of such systems with respect to LVRT capability and ancillary support functionalities.

Extensive research has studied the control of WT units and PV power plants during grid fault conditions including LVRT
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2892142, IEEE Transactions on Power Electronics

The demonstrations from above studies all aim to analyze the synchronization stability of grid-connected converters but with a very different cause of action which complicates the understanding of LOS and how to prevent it. Therefore, this paper aims to give an overview of the available methods for LOS assessment of grid-feeding grid-connected converters during severe symmetrical faults. This is done by answering the following questions which lack insight from the prior art:

- **When is the phase-locked loop no longer able to maintain synchronized with the grid?**
- **Which factors influence LOS and what actions can be taken to improve the synchronization stability of a conventional grid-feeding converter?**

By answering such questions, a future power system dominated by paralleled converters might be easier to design, understand and operate during severe grid events.

The remainder of the paper is structured as follows: Section II presents the considered case study including relevant parameters and control structure. Grid requirements are shortly reviewed in section III. In section IV an overview of different LOS analysis methods are presented. A comparison between the reviewed stability assessment methods is given, which is based on three case studies including a severe low-voltage fault. The different stability prediction methods are compared in section V through three case studies aiming to reveal the performance including a mapping of advantages/disadvantages of the reviewed methods. Simulation and experimental results are provided of the different methods all benchmarked to a conventional grid-feeding control structure. A discussion on the remaining challenges and future trends in the field of synchronization stability of grid-connected converters is given in section VI. Finally, conclusions are drawn in section VII.

### II. System Overview

This paper considers a typical structure of a distributed generator system: a Type 4 wind turbine configuration consisting of a synchronous machine using a full-scale power electronic converter interfaced with the grid through an output LCL filter. Parameters used for simulation and experimental verification of the system are shown in Table I.

As the generator-side converter (GSC) and line-side converter (LSC) is tightly regulated with independent control objectives separated by a dc-link, these can be considered as decoupled. Therefore, only the LSC with a constant dc-link voltage will be considered for the analysis and comparisons performed throughout this paper. Even though, the aim of this paper is on the synchronization stability of the converter system and not the interactions between the dc and ac-side, a brief argument of why the dc-side can be considered constant

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$S_0$</td>
<td>Rated power</td>
<td>7.35 kVA</td>
</tr>
<tr>
<td>$V_0$</td>
<td>Nominal grid voltage (l-l, rms)</td>
<td>400 V</td>
</tr>
<tr>
<td>$V_{dc}$</td>
<td>dc-link voltage</td>
<td>650 V</td>
</tr>
<tr>
<td>$f_0$</td>
<td>Rated frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>$f_{sw}$</td>
<td>Switching frequency</td>
<td>10 kHz</td>
</tr>
<tr>
<td>$f_s$</td>
<td>Sampling frequency</td>
<td>10 kHz</td>
</tr>
<tr>
<td>$L_{CF}$</td>
<td>Converter-side inductor</td>
<td>0.07 pu</td>
</tr>
<tr>
<td>$L_{GF}$</td>
<td>Grid-side inductor</td>
<td>0.04 pu</td>
</tr>
<tr>
<td>$C_f$</td>
<td>Filter capacitor</td>
<td>0.07 pu</td>
</tr>
</tbody>
</table>
is given. Due to the current being limited and the grid voltage being low during a severe symmetrical fault, surplus energy will be accumulated at the dc-side which quickly can cause destructive over-voltages on the dc-link capacitor. Generally, a chopper circuit is implemented in the dc-side in order to consume the accumulated power during any dc-side over-voltages which justify the assumption of a nearly constant dc-link voltage.

The grid-feeding converter control structure is shown in Fig. 1 where a synchronous reference frame phase-locked loop (SRF-PLL) is used to estimate the instantaneous terminal voltage phase-angle for grid synchronization. In order to track the reference current, selecting between different current controller structures, a proportional-resonant (PR) controller implemented in the stationary $\alpha\beta$-reference frame is used as presented in [10].

Since the SRF-PLL is an often used method for grid synchronization among researchers and industry, the stability analysis regarding LOS throughout this paper is developed for a grid-connected converter using a SRF-PLL structure. The SRF-PLL structure used throughout this paper is visualized in Fig. 2.

III. GRID REQUIREMENTS

Due to the increasing installation of DGs, TSOs and DSOs have issued requirements for power converter-based RESs [34]–[36]. During the last decade, requirements for advanced grid support have emerged in several European countries which implies that the control strategy of WT converters should provide ancillary services to enhance the stability of the grid [37]. According to grid codes, such systems should tolerate deep voltage sags and provide voltage support by injecting reactive current into the grid to avoid a potential network collapse. The requirements deliberated in this paper is the German grid code for generating plants connected to the medium-voltage network issued by the German association of energy and water industries (BDEW) in 2008 [38]. DGs can be subjected to low-voltage situations that occur as a result of different types of grid abnormalities. Such situations can trip the converters interfacing RES with the Point of Common Coupling (PCC), which causes an unintended disconnection of the power generation posing a threat to the security of supply, frequency stability, and the possibility for network collapse. Due to this, distributed energy resources are required to ride through low-voltage conditions and support the grid [38], [40]–[43]. The required ride-through behavior during low-voltage conditions is presented in Fig. 3 where DGs are required to stay ground-connected for up to 150 ms. In case of faults, the generating unit must provide reactive current in order to support the network voltage where the reactive power injection must be activated as dictated in Fig. 4. When
the deviation from the nominal voltage is more than 10\%, the converter should provide 2\% reactive current per percent of the voltage deviation. During voltage support, the reactive current has higher priority than that of the active current; hence, in the case of a voltage drop below half of the nominal voltage the converter should allocate the full rated current to reactive power injection.

IV. ANALYSIS OF LOSS OF SYNCHRONIZATION

As mentioned, DGs operating at a weak-grid connection is susceptible to grid-synchronization issues using PLLs. The strength of the connection between PCC and the grid is defined by the short-circuit ratio (SCR) at the connection point. A low SCR occurs as a result of high equivalent network impedances which is well-known to cause PLL instability, i.e. LOS [22]. Nevertheless, grid-connected converters connected to a strong grid might still lose synchronism with the grid when exposed to severe symmetrical faults. This phenomenon happens since during low-voltage conditions, the local voltage of the converter (\(v_{\text{PCC}}\)) is significantly influenced by the injected converter currents, i.e. during faults, an increased relative sensitivity of the PCC voltage is observed compared to normal operating conditions for a given current injection. Accordingly, a severe fault condition may be interpreted as a momentary weak grid condition seen from the PLL synchronization point of view, since this relatively larger voltage sensitivity during the fault is indistinguishable from the situation of an increased equivalent impedance (lower SCR) at nominal voltage conditions. Consequently, even for a strong network, synchronization instability between the WT and grid may develop by cause of a weaker coupling between the equivalent grid voltage and the PCC voltage during severe grid faults. As it is pointed out for LOS during weak grid conditions [22], the synchronization instability origins from the fact that PCC voltage which is to be synchronized to, is tightly coupled with the operation mode, network parameters, and injected current of the converter. In this section, different ways of analyzing LOS developed with the purpose to assess the synchronization stability of a grid-connected converter are reviewed. These all aim to develop a simplified model of the converter, control system, and grid network which attempts to describe why LOS occurs and how the PLL is affected by the converter mode of operation together with grid impedances and disturbances.

Among others, it will be shown that the analysis to be performed in § IV-A and § IV-B are independent of the synchronization unit employed given that the stability assessment method concludes the system to be unstable. It should be noted that in a realistic implemented case, a sequence extraction algorithm is included in front of the synchronization unit in order to extract the positive sequence component of the grid voltage to account for asymmetrical conditions. This is normally accomplished using either a Second-Order Generalized Integrator PLL (DSOGI-PLL) [44], a Decoupled Double Synchronous Reference Frame PLL (DDSRF-PLL) [45], or a SRF-PLL with a complex coefficient notch and band-pass filter [46]. Common to all of these is that a low-pass filtering effect is introduced in addition to the dynamics of the PLL. Any filtering techniques used in front of the PLL is beyond the scope of this work, but it can be mentioned that the inclusion of a sequence extractor tend to have a destabilizing effect on stability issues related to LOS. Therefore, if a considered system is concluded stable using any of the methods discussed throughout this paper, a closer inspection should be made on the stability assessment when the low-pass filtering effect caused by any prefitering procedure is included. Additionally, symmetrical faults are exclusively studied in this work since even the most severe asymmetrical fault (a solid double-line-to-ground fault) will only cause the positive sequence voltage to drop to 0.33 pu which is way above the range where LOS occurs considering ordinary values of the network impedances.

A. Steady-State Network Analysis

The circuit diagram of a DG connected to a Thevenin equivalent grid at a fault instant is depicted in Fig. 5(a). Assuming a nearly solid fault where \(R_F \ll Z_{\text{th}}\), the circuit can be represented as shown in Fig. 5(b). Deriving the often used power flow equations for a single-line diagram and dividing with the sending end voltage, expressions for the active and reactive current components can be established as

\[
I_a = \frac{V_{\text{PCC}}R_L}{Z_L^2} + \frac{V_FX_L\sin(\delta)}{Z_L^2} - \frac{V_FR_L\cos(\delta)}{Z_L^2}
\]

(1)

\[
-I_r = \frac{V_{\text{PCC}}X_L}{Z_L^2} - \frac{V_FX_L\cos(\delta)}{Z_L^2} - \frac{V_FR_L\sin(\delta)}{Z_L^2}
\]

(2)

where \(Z_L = \sqrt{R_L^2 + X_L^2}\) and \(\delta = \theta_{\text{PLL}} - \theta_g\) is the angle between \(v_{\text{PCC}}\) and \(v_F\). It should be noted that to achieve positive reactive power the current vector must lag the voltage vector. Therefore, the reactive current \((I_r)\) in (2) is negative. For solid symmetrical faults, the active and reactive power are dictated by the line impedance in the form of losses as

\[
I_a = \frac{V_{\text{PCC}}R_L}{Z_L^2}
\]

(3)

\[I_r = -\frac{V_{\text{PCC}}X_L}{Z_L^2}
\]

(4)

\[
\Rightarrow I_a = \frac{V_{\text{PCC}}\angle\theta_{\text{PLL}}}{Z_L^2} - \frac{V_F\angle\theta_g}{Z_L^2}
\]

(5)

which implies that during such situations neither pure active or pure reactive power can be transferred as required by the grid code. From this, it can be concluded that if the voltage at the
More generally, the current magnitude limit for a given \( \theta \) can be expressed as

\[
I_{\text{lim}} = \frac{V_F}{Z_L | \sin(\theta + \theta_Z)|} \quad \forall \ \theta, \theta_Z \in \mathbb{R}
\]  

(7)

During purely overexcited operation where \( \theta = 90^\circ \) this reduces to

\[
I_{\text{lim}} = \frac{V_F}{Z_L \cos(\theta_Z)} = \frac{V_F}{R_L}.
\]  

(8)

It can be seen from (7), that when the current vector is aligned with the negative of the impedance angle, the injected current has no limit and theoretically an infinite amount of current can be injected. It should be noted that this analysis is derived on the assumption of steady-state conditions, thus during disturbances and fault conditions, the instability may occur for current limits more strict than that predicted here.

B. Quasi-Static Large-Signal Analysis

Compared to the just described steady-state approach, this method, as developed in [25], [27], [49], has the advantage of including the effect that the PLL has on the injected current, which is coupled to the PCC voltage. The inner current loop can be assumed to behave as a controlled current source provided the bandwidth, in general, is much higher than that of the PLL. Considering the circuit diagram in Fig. 5(a), the PCC voltage can be expressed using the superposition principle of linear circuits as

\[
v_{\text{PCC}} = K_g(\omega_d)V_{\text{th}}e^{j(\theta_e+\phi)} + K_c(\omega_{\text{PLL}})I_{\text{PCC}}e^{j(\theta_c+\phi_c)}
\]  

(9)

where

\[
K_g(\omega_d) = \frac{R_F}{R_F + Z_{\text{th}}(\omega_d)}
\]  

(10)

\[
K_c(\omega_{\text{PLL}}) = \frac{Z_L(\omega_{\text{PLL}}) + R_F Z_{\text{th}}(\omega_{\text{PLL}})}{R_F + Z_{\text{th}}(\omega_{\text{PLL}})}
\]  

(11)

\[
\phi_g(\omega_d) = \angle \left( \frac{R_F}{R_F + Z_{\text{th}}(\omega_d)} \right)
\]  

(12)

\[
\phi_c(\omega_{\text{PLL}}) = \angle \left( \frac{Z_L(\omega_{\text{PLL}}) + R_F Z_{\text{th}}(\omega_{\text{PLL}})}{R_F + Z_{\text{th}}(\omega_{\text{PLL}})} \right).
\]  

(13)

Here \( \theta_d \) is the angle of the grid voltage and \( \theta_e = \theta_{\text{PLL}} + \theta_1 \) is the angle of the injected current vector. Expressing the PCC voltage in the rotating frame of the PLL (subtracting \( \theta_{\text{PLL}} \) from both terms in (9)) and evaluating the imaginary part, one obtains that the \( q \)-axis component of \( v_{\text{PCC}} \) is

\[
v_{\text{PCC},q} = K_g(\omega_d)V_{\text{th}} \sin(\theta_g + \phi_g - \theta_{\text{PLL}}) + K_c(\omega_{\text{PLL}})I_{\text{PCC}} \sin(\theta_c + \phi_c)
\]  

\[
v_{\text{PCC},q} = \frac{v_{q+}}{v_{q-}}
\]  

\[
K_c(\omega_{\text{PLL}})I_{\text{PCC}} | \sin(\theta_c + \phi_c(\omega_{\text{PLL}})) | > V_{\text{th}}K_g(\omega_d)
\]  

(15)

where \( \theta_1 = \tan^{-1}(i_{q+} \, i_{q-}) \) is the angle of the injected current reference relative to the PLL phase angle. The second term in (14) represents a dc signal behaving as a positive feedback term in the PLL model, denoted as the self-synchronization term. The first term, denoted as the grid-synchronization term, represents a signal depending on the grid impedance, voltage level, and the synchronization error between the grid voltage angle and the angle of the PLL. The grid-synchronization term is regulated by the PLL such to cancel the positive-feedback disturbance introduced by the self-synchronization loop and thereby, controlling the \( q \)-axis component of the PCC voltage to zero. These terms define the quasi-static PLL model, which is visualized as a block diagram in Fig. 7. From this, it is expected that LOS will definitely occur when \( v_{q+} > v_{q-} \) which happens when

\[
K_c(\omega_{\text{PLL}})I_{\text{PCC}} | \sin(\theta_c + \phi_c(\omega_{\text{PLL}})) | > V_{\text{th}}K_g(\omega_d)
\]  

Fig. 6. Phasor diagram of current injection where the dotted blue circles represent a fault voltage with constant magnitude and arbitrary angle. (a): a stable case, (b): a limit case where the angle between sending end and receiving end voltage is 90° [21].
PLL can be regulated to obtain $v_g = 0$, one must assure that $\pi/2 > \phi_g - \delta > -\pi/2$ which is shown as the critical point in Fig. 8 when the converter is controlled to inject capacitive reactive current, i.e. operated in overexcited mode. These operating points, where $\pi/2 > \phi_g - \delta > -\pi/2$ is violated, are unstable since poles with a positive real part exist in the small-signal model, leading to small-signal instability [27].

Along these lines, using the large-signal quasi-static model shown in Fig. 7, the stability of the PLL can be predicted provided that the current can be considered equal to its reference value. However, when deriving transfer limits of the quasi-static model, an identical result as obtained for the steady-state case is achieved. This is due to the fact that the transient response of the PLL is not considered in the derived constraints. This means that even though a stable equilibrium point exists during the fault, the PLL may not be able to remain stable and arrive at that equilibrium point. Therefore, the dynamics of the PLL should be included in the model in order to improve the stability prediction capability.

C. PLL Analogous to Synchronous Machines

From the quasi-static and steady-state analysis, some aspects of the underlying mechanism of what causes LOS is revealed. This include physical circuit parameters such as high injection of current, low grid voltage, and high grid impedance. Even though the quasi-static large-signal model includes the controller parameters of the PLL, no insight how these affect LOS is resolved since its solution require numerical methods. Hence, the following method, as developed in [28]–[30], is included. Here it is described that the PLL synchronization mechanism is analogous to that of a synchronous machine which enables a definition of PLL damping. A disadvantage of this approach is that for a line impedance consisting of both a resistive and an inductive part, the mathematical derivation becomes extremely complicated which makes it difficult to declare any applicable insight. To circumvent this, the analysis is performed for a purely resistive and purely inductive network separately.

To simplify the mathematical analysis, the circuit diagram shown in Fig. 5(b) is used. Since the focus is on nearly zero-voltage conditions it is assumed that $R_f \approx 0$, which implies that $K_g V_{th}$ can simply be replaced by the voltage at the fault location, $V_F$ [30]. Doing this, (14) can be simplified to

$$v_q = V_F \sin(-\delta) + Z_L(\omega_{PLL})I_{PCC} \sin(\theta_I + \phi_e).$$

From the block diagram shown in Fig. 7, the PLL phase angle is

$$\theta_{PLL} = \int v_q \left( K_p + \int K_i dt \right) + \omega_q dt.$$  

Using that $\int v_q dt = \theta_q$ and by differentiating the expression twice, one obtains that

$$\ddot{\delta} = K_p \left( -\dot{\delta} V_F \cos(\delta) + \frac{d(Z_L I_{PCC} \sin(\theta_I + \phi_e))}{dt} \right) + K_i (Z_L I_{PCC} \sin(\theta_I + \phi_e) - V_F \sin(\delta))$$

\[\text{Fig. 7. Quasi-static large-signal model of converter, grid network and SRF-PLL [25]. The grid-synchronization loop (green part) represents the usually seen synchronization model of a SRF-PLL whereas the self-synchronization loop (red part) represents the interaction between the converter operation and the voltage at the PCC. The parameters shown in the figure are calculated using (10)-(13).}\\
\]
where both $Z_L$ and $\phi_c$ are dependent on $\omega_{PLL}$. In case of a resistive line impedance, this is reduced to
\[
\delta_R = -\delta K_p V_F \cos(\delta) + K_i (R_L I_{PCC} \sin(\theta_I) - V_F \sin(\delta))
\]
(20)

whereas for an inductive line it can be expressed as
\[
\delta_L = \frac{K_i (L_L (\omega_0 + \delta) I_{PCC} \cos(\theta_I) - V_F \sin(\delta))}{1 - K_p L_L I_{PCC} \cos(\theta_I)} - \frac{K_p \delta V_F \cos(\delta)}{1 - K_p L_L I_{PCC} \cos(\theta_I)}.
\]

(21)

During a fault situation where the converter is required to inject full reactive current ($\theta_I = -90^\circ$), this reduces to
\[
\delta_L = -\delta K_p V_F \cos(\delta) - K_i V_F \sin(\delta).
\]

(22)

For a second-order system on the form
\[
0 = \ddot{\delta} + D(\delta) \dot{\delta} + F(\delta),
\]
(23)
the function $D(\delta)$ represents a non-conservative force, which is accountable for any damping acting on the system. To exemplify this and provide knowledge of which parameters influence this damping term, (21) can be expressed as
\[
0 = \ddot{\delta} + \ddot{\delta} C_1 (C_3 V_F \cos(\delta) - C_2) - C_1 (\omega_0 C_2 - V_F \sin(\delta))
\]
(24)

where
\[
C_1 = \frac{K_i}{1 - K_p C_2}, \quad C_2 = L_L I_{PCC} \cos(\theta_I), \quad C_3 = \frac{K_p}{K_i}.
\]

Rearranging (24) to put it on the more familiar swing equation form governing the rotor dynamics of a synchronous machine gives
\[
\frac{1}{C_1} \ddot{\delta} = \omega_0 C_2 - V_F \sin(\delta) - \delta \left(C_3 V_F \cos(\delta) - C_2\right).
\]

(25)

where $M_e$ is the virtual angular momentum of the system, $P_m$ represents the equivalent mechanical power and $P_r$ represents the equivalent electrical power. The more used inertia constant ($H$) can be directly expressed in terms of the angular momentum, $M_e$, rated power, and synchronous speed. Ignoring the damping coefficient, it can be seen that when $P_m > P_r$, the estimated PLL frequency will keep increasing whereas when $P_m < P_r$, the estimated PLL frequency will keep decreasing which is the same closure as revealed for the quasi-static large-signal analysis. This implies that LOS occurs due to the imbalance in active power between the grid-connected converter and external grid.

The derivation presented in (25) is depicted in Fig. 9, which has the identical form as if performed for a synchronous machine [29]. As it can be seen, to improve the stability by increasing the damping coefficient, $C_3$ should be increased and $C_2$ should be decreased. As anticipated, the damping is decreased when the injected current is high or when the fault voltage is low. As it can be seen from the expression of $C_3$, a high ratio of $K_p/K_i$ can be used to improve the stability. Furthermore, with respect to $C_2$ for an inductive grid, the damping is maximized when the injected current is purely reactive, which is a positive disclosure for fault ride-through performance in high-voltage inductive grids. It is important to notice that for an inductive grid during reactive current injection, $C_2 = 0$ and by using strictly positive PLL controller parameters, the damping coefficient will always remain positive no matter the severity of the voltage sag. This is in direct agreement with the steady-state analysis in (8) where the current transfer limit approaches infinity for a low-resistive grid. Moreover, it is in agreement with the quasi-static large-signal model described in (14) where the self-synchronization term $\nu_{q+}$ approaches zero for inductive grids during fault events. Thus, it can be anticipated that LOS during nearly zero-voltage ride-through for inductive grids should not be a problem when complying with grid code requirements. On the other hand, it suggests that the stability of the PLL during a low-voltage fault event depends solely on the line resistance.

Using the second-order nonlinear differential equation for the PLL model, the damping coefficient of the system has been identified and actions to take to improve the stability is proposed. Nevertheless, it is still desired to solve the actual system in order to assess whether LOS will occur or not. To analyze this, two methods will be embodied: Equal Area Criterion (EAC) used for rotor-angle stability of synchronous machines and phase portraits which is a graphical tool used to solve nonlinear first and second-order differential equations.

**a) Equal Area Criterion (EAC):** The EAC is a direct method for assessing the transient stability of a one-machine connected to an infinite bus or a two-machine system without having to solve the nonlinear swing equation. The EAC assumes conservation of energy based on the kinetic and potential energy when evaluating the transient stability of the system. Therefore, this method is only valid under the assumption that the non-conservative damping force is zero. To that end, the assessment based on this method will be more conservative than needed, and could predict a stable system to be unstable. Ignoring the damping coefficient in (25), the following second-order nonlinear differential equation is obtained
\[
\frac{1}{C_1} \ddot{\delta} = X_p I_{PCC} \cos(\theta_I) - V_F \sin(\delta)
\]
(26)
which cannot be directly solved analytically due to its nonlinear nature. Multiplying both sides by $d\delta/dt$ gives

$$\frac{1}{C_1} \frac{d^2\delta}{dt^2} \omega^2 = \frac{d\delta}{dt} \left( X_L I_{PCC} \cos(\theta_f) - V_F \sin(\delta) \right)$$

which is

$$\frac{1}{C_1} \omega^2 = X_L I_{PCC} \cos(\theta_f) - V_F \sin(\delta).$$

Performing integration on both sides with respect to $\delta$ gives

$$\int \frac{1}{C_1} \omega^2 \, d\delta = \int X_L I_{PCC} \cos(\theta_f) - V_F \sin(\delta) \, d\delta.$$

Realizing that the left-hand side equals $\int \omega/C_1 \, d\omega$ and introducing integration limits gives

$$\left[ \frac{1}{2C_1} \omega^2 \right]_{\delta_i}^{\delta_a} = \left[ \int_{\delta_i}^{\delta_a} X_L I_{PCC} \cos(\theta_f) - V_F \sin(\delta) \, d\delta \right]_{\delta_i}^{\delta_a}$$

where $i$ and $e$ denote the initial and ending values of the angular velocity and phase angle of the PLL relative to the grid. From (30), it can be seen that the change in kinetic energy is stored as potential energy and vice versa during a transient situation. This means that the total energy of the system, $E_{tot}$, which is constant, can be obtained from summation of the two sides in (30). The accumulated kinetic energy (acceleration area) originating due to the change in potential energy ($V_F$ and injected current) during a fault is

$$K_{acc} = \int_{\delta_i}^{\delta_a} X_L I_{PCC} \cos(\theta_f) - V_F \sin(\delta) \, d\delta$$

where $i$ denotes the initial pre-fault stable equilibrium point and $a$ denotes the stable equilibrium point during the fault. The stable operating points can be obtained by solving (14) using the impedance, voltage level and injected current before and during a fault. The maximum possible deceleration area or the critical energy is

$$K_{max} = -\int_{\delta_i}^{\delta_a} X_L I_{PCC} \cos(\theta_f) - V_F \sin(\delta) \, d\delta.$$

The accelerating and maximum decelerating areas during the fault are visualized in Fig. 10. If $K_{acc} > K_{max}$ when neglecting damping forces, then the power angle ($\delta$) will exceed the point $\pi - \delta_a$ causing the mechanical power ($P_m$) to once again exceed the electrical power ($P_e$), see Fig. 10. This once again enforces the acceleration power to remain positive, leading to LOS since $\delta$ will drift away from the stable operating point during the fault. Said in another way, the kinetic energy which is collected during the acceleration period will be larger than the maximum obtainable decelerating energy used to counteract this change. In the case of a grid fault, reactive current injection is required which means that the mechanical power ($v_{q+}$) becomes negative which as an analogy to synchronous machines can be seen as power being delivered back to the wind. Hence, as seen in Fig. 8, the stable equilibrium point at $\phi_q - \delta$ is negative, meaning that (31) actually represents a deceleration power instead of the conventional acceleration power. Likewise, as in the presented case for active power injection during the fault (where $v_{q+}$ is positive), if the deceleration power during capacitive reactive current injection is larger than the acceleration power, transient instability occurs. This can be visualized by showing Fig. 10 with a negative mechanical power and plotted in the interval $-\pi \leq \delta \leq 0$. The derivation of EAC is done for an inductive grid but can easily be extended to a resistive grid simply by letting $C_1 \rightarrow K_i$ and $X_L \cos(\theta_f) \rightarrow R_L \sin(\theta_f)$ in the presented analysis (26)-(32). Since no system exhibits zero damping, this method could introduce a wrong stability prediction in a conservative manner. To assess the stability of the system including damping the use of phase portraits is examined.

b) Phase Portraits: First and second-order nonlinear differential equations which cannot be solved directly using any analytical tools can be solved graphically using phase portraits [50]. Consider a second-order nonlinear system

$$\dot{x} = f(x)$$

where $x = (x_1, x_2)$ and $f(x) = (f_1(x), f_2(x))$. The solution of $x(t)$ can be presented graphically as a trajectory of the points of the dynamic system in the $(x, \dot{x})$ phase-plane for a given initial condition. This is also known as the phase-plane analysis or phase portrait of the problem which has a unique solution given that $f$ is continuously differentiable [50].

For a resistive line, the second-order nonlinear system can be written as

$$\begin{align*}
\dot{x}_1 &= x_2 \\
\dot{x}_2 &= -K_p V_F \cos(\theta_f) x_2 + K_i (R_L I_{PCC} \cos(\theta_f) - V_F \sin(x_1))
\end{align*}$$

where $x_1 = \delta$, $x_2 = \dot{x}_1 = \delta$ and the initial condition is obtained from (18) to be

$$\dot{\delta}_{i,R} = K_p R_L I_{PCC} \cos(\theta_f) \quad \text{for} \quad \delta_{i,R} = 0,$$
knowing that the PLL integrator cannot change its value instantaneously when the fault occurs. Similarly in the case of an inductive line, the system becomes

\[
\begin{align*}
\dot{x}_1 &= x_2 \\
\dot{x}_2 &= x_2 C_1 \left( C_2 - C_3 V_F \cos(x_1) \right) - C_1 \left( \omega_0 C_2 - V_F \sin(x_1) \right)
\end{align*}
\]

with the initial condition

\[
\delta_{i,L} = \frac{K_p \omega_0 C_2}{1 - K_p C_2} \quad \text{for} \quad \delta_{i,L} = 0.
\]

V. Comparison of Stability Assessment Methods

To benchmark the different methods, these are tested in simulation and experimentally on a system as shown in Fig. 1. For the simulation model and in the experimental test setup, the grid impedance and fault impedance is not considered since the programmable three-phase ac source, used to emulate the voltage at the fault location directly as shown in Fig. 5(b), has a negligible internal impedance. Due to a limited resolution of both the programmable three-phase ac source and the measurement system of the converter, a low signal-to-noise ratio will occur when considering extremely low voltages. Apart from the programmable source not being able to generate a smooth sinusoidal voltage at any low voltage level, the resolution of the PCC fault voltage captured with the measurement circuit is low. This will significantly degrade the dynamic performance of the PLL and, consequently, the entire converter behavior during the fault. Therefore, a fault voltage magnitude of 0.05 pu is selected as a trade-off between a desired low voltage magnitude and an acceptable signal-to-noise ratio of the system.

The grid-synchronization is performed using a conventional SRF-PLL (Fig. 2) without any normalization introduced to the measured PCC voltage. In this case, for a decreasing PCC voltage, the equivalent gain and bandwidth of the PLL will be reduced. This choice can both have advantages and disadvantages. Considering a fault voltage magnitude approaching zero, so will the bandwidth of the PLL. This provides a similar response to a frozen/blockaded PLL which can be utilized for riding through faults with low voltages as proposed in [31]. However, as mentioned, with a decreased bandwidth of the PLL during a fault, the dynamic response of the converter will be significantly deteriorated which can cause potential challenges with respect to accomplishing a fast reactive current provision alongside an acceptable fault recovery process.

Three case studies are used to compare the different methods which are listed in Table II together with controller parameters for the inner current controller and SRF-PLL. Case 1 and 2 address a resistive line impedance whereas an inductive line impedance is considered in Case 3.

To verify the theoretical analysis performed in § IV, time-domain simulations are carried out using MATLABs Simulink and PLECS Blockset. The main circuit parameters are shown in Table I whereas the controller parameters and circuit parameters which are varied for different case studies can be seen in Table II.

A. Steady-State Network Analysis

Using (8), it is observed that with reactive current injection of 1 pu, the fault voltage magnitude should be larger than the line resistance in order to have a stable steady-state operating point. As \( V_F > R_L \) for Case 1 and Case 2, the fault response of these two cases are predicted to be stable. In case of reactive current injection into an inductive grid, the current transfer limit according to the steady-state analysis is infinite; hence Case 3 is predicted to be stable as well.

B. Quasi-Static Large-Signal Analysis

Using the constraint of current injection as presented in (16), the stability prognosis would be identical to the one just presented for the steady-state analysis. Therefore, a time-domain simulation is instead performed on the nonlinear system seen in Fig. 7 using \( V_{th} = V_F, K_p = 1, K_c = Z_L \) and \( \delta_g = 0 \). Alongside the simulation study of the quasi-static large-signal model, two additional simulations with different levels of accuracy are carried out. This is done to visualize the information lost by the assumptions made for the quasi-static model where the converter is modeled as a controlled current source. The additional models comprise an averaged converter model and a detailed switching model of the converter. The averaged model represents a continuous-time average model of the system where the influence of the LCL filter, the current regulator and delays are included, whereas the PWM operation of the converter is represented as a controlled voltage source. The only difference between the quasi-static model and the averaged model is the inclusion of the dynamics associated with the current controller. The switching model is identical to the averaged converter model but without the assumption of an averaged representation of the converter’s PWM operation. The simulation study for Case 1 for the three types of simulations are shown in Fig. 11. Here it is evident that the quasi-static model is capable of a correct stability prediction with a behavior quite similar to the detailed switching model. Furthermore, the simplified model actually shows a faster decline in estimated frequency, i.e. a more severe LOS, which indicates that the quasi-static model during reactive current injection could result in a tiny conservative stability forecast compared to the detailed simulation model. This is subjected to be due to the fact that the current regulator of the detailed simulation model does not regulate the current error signal to zero immediately. During this time, the loss of

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Case 1</th>
<th>Case 2</th>
<th>Case 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>( K_p )</td>
<td>Proportional gain of PLL</td>
<td>0.4</td>
<td>2</td>
<td>0.4</td>
</tr>
<tr>
<td>( K_i )</td>
<td>Integral gain of PLL</td>
<td>25</td>
<td>25</td>
<td>25</td>
</tr>
<tr>
<td>( K_{p,ci} )</td>
<td>Proportional gain of ( G_{ci} )</td>
<td>20</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>( K_{r,ci} )</td>
<td>Resonant gain of ( G_{ci} )</td>
<td>10e3</td>
<td>10e3</td>
<td>10e3</td>
</tr>
<tr>
<td>( Z_L )</td>
<td>Line impedance</td>
<td>0.04 pu</td>
<td>0.04 pu</td>
<td>0.1j pu</td>
</tr>
<tr>
<td>( V_F )</td>
<td>Fault voltage magnitude</td>
<td>0.05 pu</td>
<td>0.05 pu</td>
<td>0.05 pu</td>
</tr>
<tr>
<td>( I_{PCC} )</td>
<td>Fault current magnitude</td>
<td>1 pu</td>
<td>1 pu</td>
<td>1 pu</td>
</tr>
</tbody>
</table>
stability is actually less severe compared to the case where the injected current is assumed to be equal to its reference value.

The discrepancy between the quasi-static model and the detailed model lies in the disregard of the current controller. This claim is validated by including the actual injected current into the quasi-static model, i.e. including the current controller dynamics. This is equivalent to the averaged model in Fig. 11, which is indistinguishable from the detailed switching model.

Besides the PLL frequency, the \(dq\)-axes currents and injected three-phase currents are visualized in Fig. 11 for Case 1. Here, it can be seen that the decreasing frequency makes the \(dq\) currents to rotate in the negative direction towards -50 Hz as the PLL frequency approaches 0 Hz. Also, as anticipated, the frequency of the injected currents decrease with the decreasing

Fig. 11. PLL frequency response for quasi-static model, averaged model, and a detailed switching model for Case 1 where a severe three-phase fault (0.05 pu) appears at 0 s. Subplot 2 and 3 contain the per-unit \(dq\)-axes and three-phase injected currents obtained from the switching model.

PLL frequency. It must be noted that the \(dq\)-axes currents shown in Fig. 11 are referenced to the actual rotating frame of the PCC voltage, when in fact the current controller is fully tracking its reference values but in an incorrectly oriented reference frame established by the PLL.

The response during a severe symmetrical fault for Case 2 and Case 3 is visualized in Fig. 12. As it can be seen for Case 2, which is the resistive grid, the quasi-static model exactly matches the detailed simulation. To that end, as indicated earlier, increasing the damping coefficient of the PLL (increasing \(K_p\)) enables the controller to ride-through the fault without loosing stability. For the inductive grid (Case 3), the stable response quickly settles but discrepancies in the oscillating frequency is seen between quasi-static model and the detailed simulation model. This is subjected to be caused by the assumptions made for the current controller since the inductance has a larger influence on the transient response at the fault instant (resist to change in current) than in case of a resistive line. Besides this, the response is seen to be stable as anticipated by the analytical analysis performed earlier. The responses for Case 2 and Case 3 from Fig. 12 are clearly seen to be stable as the grid currents and \(dq\)-axes currents track their references and stays at 50 Hz.

C. Equal Area Criterion (EAC)

Calculating the stable operating point before and during the fault (\(\delta_i\) and \(\delta_a\)) using (14), one can use (31) and (32) to calculate the accelerating and decelerating power of the transient response during the fault. Inserting the values of each case study as seen in Table II, the EAC forecasts Case 1 to be unstable, Case 2 to be unstable and Case 3 to be stable. Since damping is neglected using this method and knowing that Case 1 does not possess sufficient damping to remain stable, it is clear that the EAC method is correct in this case. However, for Case 2 the assumption that damping is zero results in a conservative and wrong prediction.

D. Phase Portraits

At last, the three case studies are analyzed using phase portraits where (34)-(35) are used for the resistive line impedance

Fig. 12. PLL frequency response for quasi-static model and the detailed switching model for Case 2 and Case 3 where a severe three-phase fault (0.05 pu) appears at 0 s. Subplot 2 and 3 contain the per-unit \(dq\)-axes and three-phase injected currents obtained from the switching model.

Fig. 13. Stability prediction of Case 1 and Case 2 using phase portraits. Case 2 converges to the stable equilibrium point during the fault.
(Case 1 and Case 2) and (36)-(37) are used for the inductive line in Case 3. As it can be seen in Fig. 13, Case 1 is shown to be unstable, whereas increasing the damping coefficient by increasing the proportional gain of the PLL gives sufficient controller robustness to remain stable during the fault. As it is evident for Case 2, the PLL phase arrives at a new stable operating point during the fault. This point matches exactly the stable operating point seen from the corresponding case in Fig. 8 (the dark blue line). Here it should be mentioned that the stable equilibrium point during the fault is identical for Case 1 and Case 2; nonetheless, for Case 1, the damping of the PLL is not sufficient for the solution to be attracted to the stable equilibrium point. Case 3 is predicted to be stable using phase portraits and it is not included here since the PLL angle deviation was too low to be properly visualized in a graph.

E. Experimental Verification

In order to validate the simulation model and compare the credibility of the studied methods, experimental tests are conducted on an LCL-filtered VSC connected to the grid through a line impedance, \( Z_L \), which is shown in Fig. 14. The control is performed on a Danfoss frequency converter and a separate converter is installed in a back-to-back configuration to provide a constant dc-link voltage for the VSC. The control system is implemented in a dSPACE DS1007 system which is fully programmable from the block diagram environment in Simulink. A DS2004 high-speed 16-bit A/D board is used for sampling of the voltage and current measurements and a digital output board, DS5101, is used for PWM generation. The grid voltage is established using a regenerative grid simulator manufactured by Chroma. Circuit and controller parameters are identical to the values used for the simulation and theoretical analysis.

The experimental tests of the three case studies are presented in Fig. 15. Here all three cases can be seen to match the predicted behavior and stability assessment shown for the quasi-static large-signal analysis. It is verified that during a severe symmetrical fault, the synchronization stability of the PLL can be improved by increasing the proportional gain of the PLL as it can be seen in Case 2 in Fig. 15. Nevertheless, it should be noted that even though the damping of the system is increased for Case 2, which permits system stability, any noise and disturbances in the PLL synchronization loop will be amplified which is seen in Case 2 as large steady-state frequency ripples.

Furthermore, as pointed out in [51], [52], an increasing proportional gain of the PLL will increase the frequency where the phase characteristics cross \(-180^\circ\) which degrades the stability. Therefore, instead of increasing the proportional gain of the PLL, one could increase the system damping by decreasing the integral gain. This is tested and shown in Fig. 16 where the system still remains stable due to the increased damping. As expected, the steady-state frequency ripple is decreased at the cost of a slower dynamic performance. Thus, dependent on whether a fast dynamic performance, an accurate steady-state frequency estimation or a mixture of the two is desired, the damping term can be selected accordingly. A zoomed view of the experimental PCC voltages and injected currents from Case 2 are shown in Fig. 17. As it is expected from the frequency response for Case 2, the converter remains synchronized with the grid and quickly prioritizes reactive power injection during the fault. It should be mentioned that since the grid impedance in Case 2 is exclusively resistive, injection of reactive power does not support the PCC voltage which clarifies why these are still 0.05 pu during the fault.

As anticipated, the experimental results of Case 3 shows a
stable response with a slow oscillating frequency as seen in Fig. 12.

It should be noted from Fig. 15, that when considering a severe symmetrical fault for up to 150 ms as seen in Fig. 3, the estimated PLL frequency of Case 1 will not have enough time to actually deviate too much from the nominal frequency. Therefore, from a practical application point of view, one might not care if the system is actually unstable if the fault is cleared before the instability becomes too critical. In light of this, the PLL could simply be tuned very slow, such that the estimated frequency would almost not change from its nominal value during a fault. However, in the case of any phase jumps in the PCC voltage during the fault, a slow PLL would not be able to correctly synchronize within 20 ms, which is required by the grid code. Therefore, predictability of the stability of the synchronization process is important in order for the PLL to be able to respond to any further grid disturbances.

**Remark for Case 3:** For an inductive line impedance during a low-voltage event where it is assumed that the current controller follows its set point and the resistive part of the line is zero, instability will not occur no matter of the voltage sag considered. This is as claimed earlier, that for a purely inductive grid during reactive current injection, synchronization issues are avoided. Nevertheless, none of the aforementioned assumptions that permit this reasoning are fulfilled in general.

At first, whether a stable equilibrium point exists during reactive current injection is determined based on the fault voltage magnitude, the magnitude of the injected current and the line resistance. Thus, for a non-zero resistance, steady-state instability occurs for some deep voltage sag. Secondly, the inductance of the line impedance has a large influence on the performance and stability of the inner current controller which in this case can be destabilized even though a stable operating point exists and LOS is avoided.

Moreover, at the fault event instant, the converter is injecting active current which means that the robustness of the current controller is essential for actually arriving at the stable equilibrium point in the first place. Along these lines, even though the PLL might be able to synchronize for any inductive impedance, the inner control loop regulating the injected current might become unstable. This means that the argument presented in § IV-C which says that a purely inductive grid will never cause instability during reactive current injection should be understood with the aforementioned points in mind.

**Remark on Control Solutions for LOS:** Throughout this section, the developed methods for assessing synchronization stability during three cases of a severe symmetrical fault have been tested and experimentally verified. This can then be applied to evaluate the advantages and disadvantages of each method as it will be done subsequently. Apart from this, one may ask, now that the different methods have been tested, what can be done control-wise in order to obtain a stable system considering a case where no steady-state equilibrium point exists during the fault. As mentioned previously, several studies have proposed methods to stabilize such systems [21], [27], [30], [31], [33], which all can provide stability considering such a scenario. As zero current injection described in [33] does not comply with the grid code and that estimation of the $X/R$ ratio of the network impedance is unattractive [27], these methods are not considered as viable methods for a practical implementation. More promising is the method described in [21], [30] where the active current reference is modified based on the PLL frequency error which does not need any additional knowledge of the external network. Perhaps most compelling is the method of freezing or blocking the PLL as described in [31]. In this case, there is no need for any additional control loop and the state of the PLL is simply frozen at the pre-fault value in case the voltage decrease is too severe for the stability to be retained. There are, however several disadvantages of this method including an exacerbated post-fault recovery process together with its disability to detect phase jumps, which has a large impact on the actual fault response of the converter. These shortcomings are described in more details in § VI.
F. Performance Mapping of Reviewed Methods

To allow for a clear and accessible comparison between the different methods, their ability to foresee a correct stability assessment along with a rating of different useful metrics are characterized in Table III. As it can be noted, both the quasi-static large-signal model and phase portraits are able to foresee the correct consequence of the fault, whereas the steady-state model and EAC are unable to correctly predict the stability of Case 1 and Case 2 from the arranged case studies. Besides the stability prediction capability marked with ✓ and ✗, grades are given on the complexity, provision of physical insight, the assumptions needed, and the prediction credibility of each method.

As anticipated, the higher the complexity is of the model used to represent the nonlinear system, a more accurate stability prediction is achieved. Although the quasi-static model and phase portraits are based on the same assumptions and circuit model, the complexity of phase portrait are rated higher due to the direct implementation and manipulation of the nonlinear differential equation when solving the problem. EAC and phase portrait are set to have low physical insight to the problem due to its ability only to guess whether the system remains stable or not. Nevertheless, if the derived equations analogues to a synchronous machine are considered, a high physical insight is achieved since the terms contributing to damping as well as the positive and negative feedback terms discovered in the quasi-static model are revealed. Since the steady-state injection limits and the EAC includes strong assumptions these are stated as the prediction methods with the least credibility. Along these lines, since the quasi-static model and phase portrait both ignore the effect of the inner current controller and LCL filter, their prediction credibility can be improved.

VI. FUTURE TRENDS AND UNRESOLVED CHALLENGES

As mentioned, none of the presented methods consider the internal converter dynamics including LCL filter and inner current regulator. To improve the credibility of the stability assessment, one could attempt to remove the assumption that the injected current equals its reference value from the model. However, even though the credibility would be improved, the stability assessment model would approach a detailed simulation model which does not provide any additional insight and tuning guidelines.

Instead, it could be desirable to return to the aim introduced for the steady-state model where the injection constraints are derived to ensure stability under some given assumptions. For the quasi-static or an improved version of that, a design guideline of PLL controller parameters which ensures sufficient damping to remain stable would be highly appreciated. Today, the PLL is usually tuned only considering the negative feedback loop (grid-synchronization loop) whereas it might be beneficial to also include the positive feedback loop (self-synchronization loop) in Fig. 7 to improve the overall controller performance. As low-voltage fault events are comparable to weak grid conditions seen from the PLL stability point of view, publications outlining the impact of the tuning procedure for the PLL during weak grid conditions may be applicable here. This includes controllers directed to compensate the destabilizing effect of weak grid conditions as what is here referred to as the self-synchronization loop. For instance, it is described in [53] that for very weak connections, the power transfer capability is significantly reduced and the proportional gain of the PLL should be reduced to avoid instability. In [54], a virtual impedance structure is implemented in the PLL to counteract the destabilizing effect of the self-synchronization loop by canceling the influence of the large grid impedance. This is proven to extend the power transfer capability and consequently improve the synchronization stability due to the converter being virtually synchronized to a stronger point in the system. Alternatively, a PLL-less synchronization mechanism can be applied to improve the robustness against weak grid conditions including power synchronization control [55], or any other control with the objective to emulate a synchronous machine. Here, the synchronization is performed through transient active power transfer which during large disturbances might not be preserved due to converter current limitation. Apart from that, the approach of controller parameters which can be changed adaptively in the case of grid abnormalities as e.g. proposed in [56] or by simply applying adaptive voltage normalization, may be profitable to analyze with respect to any potential stability improvements regarding LOS.

Besides including further information regarding the current controller and LCL filter, knowledge about how LOS is influenced in a multi-converter system consisting of various paralleled converter, e.g. in a wind farm string with long cables, is not well documented within prior art. Obviously, if i.e. the quasi-static model is modified to include the dynamics of the inner current regulator, its complexity increases and its ability for a trained engineer to clearly grasp the stability phenomena is diminished. Thus, for a multi-converter system it is not necessarily practical or even computationally-wise possible to

<table>
<thead>
<tr>
<th>Analysis Method</th>
<th>Case 1</th>
<th>Case 2</th>
<th>Case 3</th>
<th>Complexity</th>
<th>Physical Insight</th>
<th>Necessity of Assumptions</th>
<th>Credibility of Prediction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Steady-State</td>
<td>✗</td>
<td>✓</td>
<td>✓</td>
<td>low</td>
<td>medium</td>
<td>high</td>
<td>low</td>
</tr>
<tr>
<td>Quasi-Static Large-Signal</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>medium</td>
<td>high</td>
<td>low</td>
<td>medium</td>
</tr>
<tr>
<td>Equal Area Criterion</td>
<td>✓</td>
<td>✗</td>
<td>✓</td>
<td>medium</td>
<td>low</td>
<td>low/medium</td>
<td>low/medium</td>
</tr>
<tr>
<td>Phase Portraits</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>high</td>
<td>low</td>
<td>low</td>
<td>medium</td>
</tr>
<tr>
<td>Actual Response</td>
<td>Unstable</td>
<td>Stable</td>
<td>Stable</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

✓: Correct Prediction   ✗: Incorrect Prediction

TABLE III

Comparison of Stability Prediction Capability of Reviewed Methods
construct a detailed complex model for each converter system in order to assess local and global synchronization issues. So, reduced simplified models, which capture only the essential information of the system, could be a more pertinent way to perform LOS assessment of large-scale systems. Although this is still an unresolved problem, several recent publications [57], [58], among others, propose model-order reduction methods within the field of paralleled grid-connected converters and weak grid conditions such as inverter-based microgrids.

In addition to possible improvements and modifications to LOS modeling, a few remarks on how to deal with transient stability in a more solution-oriented manner is given. It was described in § IV-B, that even though a stable operating point exists during the fault period, the dynamics of the PLL might result in an overshoot making the PLL unable to arrive at that equilibrium point. The analysis performed in all of the aforementioned methods state whether a given fault scenario would result in a stable or unstable system. However, considering a short-term fault, the opposite scenario might be possible. This is when the overall converter system is unstable with respect to the steady-state fault condition but due to a short duration of the fault, still able to return to a stable steady-state operation after the fault has been cleared. In such a case, one can identify the critical clearing time, which is the maximum duration of the fault for which the pre-fault conditions can be reestablished. Therefore, as highly utilized for transient stability analysis for synchronous machines together with relay and circuit breaker coordination, this concept have also been adopted by power electronic-based integration of RES [59].

To that end, instead of ensuring a high damping coefficient of the synchronization unit to improve its robustness against LOS, one may apply low bandwidth PLL or simply freeze the PLL during the fault [31]. The meaning of this is of practical interest since the fault in a lifelike situation is often cleared within a few fundamental cycles. Consequently, it does not matter whether the system is steady-state stable or not during the fault since the PLL will not deviate much from its initial conditions and is, therefore, able to return to a stable operating point after the fault, i.e. the fault duration is less than the critical clearing time of the system. There is, however, one critical issue associated with such a solution. At the instant of a grid fault, phase jumps often occur in the PCC voltage. Thus, considering a frozen or extremely slow PLL, such a change will not be detected and the injected currents will not comply with the reactive current provision required by the grid code. On the other hand, one may argue that if the voltage at the PCC is reaching such extremely low values and taking into account the current limitation of the converter, the system will not be able to support the grid voltage much anyway. Alongside this, it is desired to have a dynamically fast PLL and a slow synchronization unit prolongs the post-fault recovery process [60]. Based on this, it is still an open question how loss of synchronization should be managed in future power electronic-based power systems. Possible solutions comprise careful PLL design based on stability criteria from reviewed methods, adaptive controller modification of the PLL during the fault, or simply using a low/zero bandwidth PLL during the fault.

At last, the equation governing the large-signal stability of the PLL is, as shown, a second-order nonlinear differential equation which does not have any known analytical solution. Therefore, the different methods reviewed throughout this work comprise the state-of-the-art regarding possible methods to analyze and understand such complicated systems and their transient stability. One method not described, which is highly used for nonlinear system analysis within the fields of control theory, mechanics, and power system engineering, is the Lyapunov method. Actually as described in [61], the EAC method, is a special case of Lyapunov’s method and the utilization of energy functions. However, this was developed without considering any dissipative forces. In the light of this, could be fruitful to modify the Lyapunov function to take into account system damping applicable to the studied synchronization unit. As shown in [62], a Lyapunov function exists for a general lossy one-machine-infinite-bus system but how to actually construct such a function may be a challenge. Therefore, how to develop an appropriate Lyapunov function and how to apply it to analyze loss of synchronization of grid-connected converters is, to the best knowledge of the authors, still an unresolved challenge interior to the field of direct methods of synchronization stability for VSCs. This may be used to define more accurate conditions for stability including possible tuning guidelines and control actions directed towards an increased system robustness and prevention of system destabilization during severe grid faults.

VII. CONCLUSION

Grid-connected converters exposed to severe symmetrical fault events are at risk of loosing its ability to remain synchronized with the grid which immediately leads to local instability and utmost global destabilization of the power system. This issue is of special concern for future power electronic-based power systems which will be dominated by a high integration of converter-based renewable energy sources. This paper has carried out a comprehensive investigation of methods used to assess synchronization stability together with a description of what causes loss of synchronization of grid-connected converters during severe symmetrical faults. State-of-the-art models and methods aiming to reveal the loss of synchronization mechanism is rigorously reviewed and a comparison between them is provided to carefully explain how synchronization stability should be understood, what elements are provoking loss of synchronization as well as what actions that should be taken to lower the risk of synchronization instability. The reviewed methods aiming to assess the synchronization stability are tested through three case studies exposed to a severe symmetrical grid fault. The first method presented is a model constraining the injected current based on achieving a stable steady-state equilibrium points. This is extended to analysis of the quasi-static large-signal model incorporating the internal dynamics of the SRF-PLL. Hereafter, it is shown that the description of the synchronization process is analogous to the mathematical equations governing a synchronous machine where terms contributing to system damping are identified.
From this, it is explicitly disclosed that the stability is degraded under high current injection, low grid voltages, and high grid impedances. Furthermore, it is demonstrated that the damping coefficient against instability, can be raised by increasing the proportional gain of the PLL or decreasing the integral gain of the PLL. At last, a non-linear tool capable of solving the problem graphically is examined. Since most prior art describing loss of synchronization are tested during active current injection, this paper exclusively targets the synchronization stability during low-voltage fault events where the converter is enslaved to comply with grid-code requirements, i.e. reactive current injection. The analyzed methods are compared against a detailed simulation model where their individual advantages and disadvantages are mapped. The analytical study is validated through experimental laboratory tests performed on a grid-connected converter exposed to a severe symmetrical fault. From the conducted overview study, there is still a need for a direct method to assess the synchronization stability of grid-connected converters including the damping coefficient of the nonlinear synchronization unit. Such a method might be based on the use of Lyapunov’s method and energy functions but additional research is needed in this field to fully answer this question.

REFERENCES


Mads Grauengaard Taul (S’17) received the B.Sc. degree in Energy Technology from Aalborg University, Denmark, in 2016 - specializing in Electrical Energy Engineering. During 2016 he was enrolled in the M.Sc. program in Power Electronics and Drives at Aalborg University. Currently, he is pursuing an integrated Ph.D. in Power Electronic Systems with the Department of Energy Technology at Aalborg University, Denmark. His main research interests include renewable energy sources and grid-connected converters with a current focus on modeling and control of power electronic-based power systems under grid fault conditions.

Xiongfei Wang (S’10–M’13–SM’17) received the B.S. degree from Yanshan University, Qinhuangdao, China, in 2006, the M.S. degree from Harbin Institute of Technology, Harbin, China, in 2008, both in electrical engineering, and the Ph.D. degree in energy technology from Aalborg University, Aalborg, Denmark, in 2013. Since 2009, he has been with the Department of Energy Technology, Aalborg University, where he became Assistant Professor in 2014, an Associate Professor in 2016, a Full Professor and Research Program Leader for Electronic Power Grid Infrastructure in 2018. His current research interests include modeling and control of grid-interactive power converters, stability and power quality of power electronic based power systems, active and passive filters. Dr. Wang serves as an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, and the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS. He was selected into Aalborg University Strategic Talent Management Program in 2016. He received six IEEE prize paper awards, the outstanding reviewer award of IEEE TRANSACTIONS ON POWER ELECTRONICS in 2017, and the IEEE PELS Richard M. Bass Outstanding Young Power Electronics Engineer Award in 2018.
Pooya Davari (S’11–M’13) received the B.Sc. and M.Sc. degrees in electronic engineering from the University of Mazandaran, Babolsar, Iran, in 2004 and 2008, respectively, and the Ph.D. degree in power electronics from Queensland University of Technology (QUT), Brisbane, Australia, in 2013. From 2005 to 2010, he was involved in several electronics and power electronics projects as a Development Engineer. From 2010 to 2014, he investigated and developed high-power high-voltage power electronic systems for multidisciplinary projects, such as ultrasound application, exhaust gas emission reduction, and tissue-materials sterilization. From 2013 to 2014, he was a Lecturer with QUT. He joined as a Postdoctoral Researcher the Department of Energy Technology, Aalborg University, Aalborg, Denmark, in 2014, where he is currently an Associate Professor. His current research interests include EMI/EMC in power electronics, WBG-based power converters, active front-end rectifiers, harmonic mitigation in adjustable-speed drives, and pulsed power applications. Dr. Davari received a research grant from the Danish Council of Independent Research in 2016.

Frede Blaabjerg (S’86–M’88–SM’97–F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he got the PhD degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator. He is honoris causa at University Politehnica Timisoara (UPT), Romania and Tallinn Technical University (TTU) in Estonia. His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has published more than 600 journal papers in the fields of power electronics and its applications. He is the co-author of four monographs and editor of ten books in power electronics and its applications. He has received 30 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2019-2020 he serves a President of IEEE Power Electronics Society. He is Vice-President of the Danish Academy of Technical Sciences too. He is nominated in 2014-2018 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.