Study of Current Density Influence on Bond Wire Degradation Rate in SiC MOSFET Modules

Luo, H.; Iannuzzo, F.; Baker, N.; Blaabjerg, F.; Li, Wuhua; He, Xiangning

Published in:
IEEE Journal of Emerging and Selected Topics in Power Electronics

DOI (link to publication from Publisher):
10.1109/JESTPE.2019.2920715

Publication date:
2020

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
? You may not further distribute the material or use it for any profit-making activity or commercial gain
? You may freely distribute the URL identifying the publication in the public portal

Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.
Abstract — This paper proposes a separated test method for studying the current effect on the ageing process of wire-bonded Silicon Carbide (SiC) MOSFET module under power cycling test (PCT). The separated test method enables to test SiC MOSFET with different load current densities, but under the same temperature swing and average temperature conditions. By analyzing the output characteristics in the linear region, the relations among the gate voltage, on-state voltage and junction temperature are revealed. Then, the one-to-one correspondence between gate voltage and conduction power loss can be used to adjust the current density with the same temperature conditions. Two six-pack SiC modules (1200V/20A) are tested under 12A and 24A conditions to experimentally verify the proposed method. The ageing curves show that the higher current can speed up the ageing rate of bond wires even under the same temperature conditions (65°C ~ 125°C). Moreover, the high current density also has an impact on the solder layer degradation as well as the temperature conditions. Finally, power device analyzer B1506A and Scanning Acoustic Microscopy (SAM) are used to investigate the degradation of electrical parameter and solder layer, respectively. The final summary of analytical results shows that the input current has a non-negligible impact on the degradation process of power module.

Index Terms — Silicon carbide MOSFET, power cycling test, separated test, adjustable gate voltage, and package degradation.

I. INTRODUCTION

High-power Silicon Carbide (SiC) MOSFET modules have begun to enter the market [1], [2]. Since the characteristics of SiC dies are quite different from the Si-based devices in terms of smaller dies, higher temperature tolerance and higher switching frequency, the conventional package techniques developed for Si-based semiconductor inevitably bring new obstacles to SiC dies [3]. With the advantages of mature package techniques and low cost, the conventional wire-bonded packages are usually employed in the existing commercial SiC power modules [4]–[7]. Hence, how to evaluate the reliability level for the combination of emerging SiC dies and the conventional wire-bonded package becomes a real problem.

Accelerated power cycling test (PCT) is often used for the package-level failure mechanism evaluation of power modules. So far, many PCT works have been done to evaluate the package reliability issues on the conventional wire-bonded power modules and discrete devices [8]–[11]. In the late 90’s, the experimental test time (or power cycles) to failure as a function of temperature swing ($\Delta T$) and average temperature ($T_{avg}$) under PCT were published in the LESIT Study [12]. It is concluded that the both $\Delta T$ and $T_{avg}$ dominate for the number of cycles to the end of life. Finally, due to the mismatch of Coefficient of Thermal Expansions (CTE) between different materials, the temperature swing is regarded as the main decisive cause for the package wear-out degradation [13], [14].

However, according to the extensive statistical test results, the correlations between the number of power cycles and the temperature swing are associated with many test conditions [15]–[17]. Apart from the typical $\Delta T$ and $T_{avg}$, both of the amplitude of load current $I_{load}$ and pulse duration $t_{on}$ also have a great impact on the final power cycles and lifetime estimation of power modules [15], [18], [19]. In order to investigate the effect of different test conditions on the ageing process, the separate control strategies have been developed for the conventional PCT, such as constant $I_{on}$, constant power loss methods. In [18], [20], the influence of different $I_{on}$ duration on the number of power cycles is studied. A similar test idea is performed in AC-based PCT platform [21], where the fundamental frequency effect on the lifetime and failure mechanism of IGBT modules are also studied. However, the aforementioned separation test methods do not take into account the current effect individually in the tests.

Usually, the current effect is mixed with temperature factors for the bond wire degradation evaluation because the temperature swing is adjusted by the load current [8], [22]. In the standard PCT process, both large temperature swing and current are imposed on the module. Since the desired temperature swing is mainly proportional to the input current, the influence of current cannot be separated from $\Delta T$ when using the standard PCT principle. In the case of different load currents, the pulse duration time should be adjusted accordingly for the required temperature swings. If so, the total test time spend on the same number of cycles would be completely different. As a result, the effect of different current densities on the module degradation cannot be compared fairly due to the different test time and power cycles. So far, the PCT standard formulated in IEC 60749-34 specifies the operation rules only with regard to the desired $\Delta T$ and how to avoid thermal runaway failure [23]. The load current is not treated as a quantitative factor in PCT principle, which could cause deviations to the lifetime model and the reliability evaluation.
To overcome the above problems, a power cycling test method for investigating the current density effect individually on the wire-bonded SiC module is proposed. By controlling the gate voltage $V_{gs}$, the conduction loss of SiC MOSFET can be adjusted instead of the load current. Therefore, the SiC module can be tested under the same $T_j$ requirements ($\Delta T_j$ and $T_{avg}$) and pulse duration $t_{on}$, but with the different load current in PCT. The package reliability evaluation, especially the bond wire and solder layer, can be investigated without the coupling effect of temperature factors ($\Delta T_j$ and $T_{avg}$).

This paper is organized as follows: In Section II, the problems in the conventional PCT method is introduced firstly, and then the failure mechanisms for bond wires and solder layer are reviewed. In Section III, on the basis of linear region characteristics of SiC MOSFET, an equivalent power loss control method by means of gate voltage adjustment is described. The experimental results confirm the feasibility of the proposed method, and the corresponding analysis and discussion are shown in Section IV and Section V, respectively. Finally, the findings form the conclusion.

II. CURRENT EFFECT ON WIRE-BONDED PACKAGE DEGRADATION

Because of the CTE mismatches among SiC die (2.77 ppm/K), Aluminum wires (23.5 ppm/K), solder material (15–30 ppm/K), wire bond interconnection and die attach solder layer are regarded as the weakest parts in the power modules [24]. Extensive research demonstrated that several typical categories of failure mechanisms which are mainly dependent on the locations where the failure occurs [9], [24], [25]. The typical failure and fatigue modes and the corresponding parasitic resistance dependence are depicted in Fig.1.

As shown in Table I, on the foundation of the physics-of-failure mechanisms, the reliability-related thermomechanical stresses, plastic strain and elastic energy stored in the bonding wire loop can also be affected by the current density and the related electromigration effect [31], [32]. The metal reconstruction is the most typical fatigue mode for the aluminium metallization. The reconstruction of surface would make uneven current distribution to the SiC die cells and also increase both $R_{int}$ and $R_{met}$. Usually, the metallization fatigue is also mainly attributable to the high current density [33]. With regard to the second weakest part, the solder layer degradation rarely cause the notorious open-circuit failure in the tests. As depicted in Fig.1, delamination and voids are the main fatigue modes on the die-attach solder layer, which can also be attributable to both CTE mismatch and the current density effect.

In Table II, the ageing dependences about the die attach solder layer fatigues shown in Fig.1 are listed. The delamination usually starts at the edge and corner of the chip, and then continues to propagate from the outside to the centre of the chip [34], [35]. Theoretically, electromigration is the self-diffusion of metal (e.g. Aluminium) induced by the electric current, which can lead to the generation of voids and interconnect failure on the solder layer [36]–[38]. Recently, the electron migration related reliability issue has been taken into consideration at package-level as well as chip-level [37], [39]–[41].
Generally, the current density and the related electromigration effect have impact for both the degradation of bond wire and solder layer. In traditional PCT, since the temperature variation is proportional to the input current, the effect of current density and the temperature swing related CTE mismatch are coupled together. Hence, it is necessary to separate the current density effect on the failure mechanism of package degradation.

### III. CONSTANT TEMPERATURE SWING CONTROL METHOD WITH DIFFERENT CURRENT CONDITIONS

A. Problem statement in conventional DC-based PCT

In the conventional PCT methods, the SiC MOSFETs are usually driven with standard gate voltages, +18V or +20V. Then, the $\Delta T_j$ is obtained by the on-state conduction power losses using second-scale duration. The related temperature variation control method is plotted in Fig.2. To obtain the desired $\Delta T_j$, the conduction power loss $P_{cs}$ usually can be controlled by two control variables, the on-state period ($t_{load/off}$) and load current $I_{load}$. An external heat plate is used to control the case temperature ($T_{case}$). As long as the PCT system reaches a thermal equilibrium, the minimum junction temperature ($T_{j,min}$) falls back to the case temperature $T_{case}$ at the end of $t_{pulse}$ pulse. As shown in Fig.2, the effect of different temperature variation interwince with the duty cycle and $I_{load}$. In the case of fixed $t_{load}$, the desired $\Delta T_j$ can only be adjusted by the input $I_{load}$. In order to investigate the current density effect on the bond wires independently, the temperature factors $\Delta T_j$ and $T_{avg}$ should be separated from the load current.

![Fig 2: Conduction power loss and junction temperature swing pattern in DC-based tests](image)

B. Proposed test method

The appearance and equivalent circuits of single SiC MOSFET die are depicted in Fig.3. Thanks to the 4-terminal package with a Kelvin-source terminal, the gate loop does not contain the parasitic bond wire resistance $R_{bw}$. As a result, the increase of $R_{bw}$ has no effect on the gate voltage $V_{gs}$ during the long-term PCT process.

![Fig 3: Commercial 4-terminal MOSFET containing a Kelvin-source terminal](image)

Unlike conventional test method with the fixed SiC gate voltages (+18V or +20V), a large $V_{gs}$ adjustment control strategy is proposed to achieve the desired $\Delta T_j$ under different load current. In DC-based PCT, the power MOSFETs are operated in the linear region with relatively low drain voltage $V_{DS}$. Under fixed duty ratio ($t_{load/fud}$) and base plate temperature, the expected $\Delta T_j$ in Fig.2 is proportional to the conduction loss $P_{cs}$, as expressed in

$$\Delta T_j \propto P_{cs} = \int_{t_1}^{t_2} V_{cs} I_{load} dt \quad (1).$$

Assuming the gate overdrive ($V_{gs}-V_{th}$) is larger than the Drain-to-source voltage $V_{DS}$, the Drain current $I_D$ can be calculated by

$$I_{load} = I_D = \frac{Z \mu_s C_{ox}}{L_{CH}} \left( V_{gs} - V_{th} \right) V_{DS}$$

for $|V_{DS}| < V_{gs} - V_{th} \quad (2)$.

Then $V_{DS}$ can be expressed as

$$V_{DS} = \frac{I_{load} L_{CH}}{Z \mu_s C_{ox}} \left( V_{gs} - V_{th} \right)$$

for $|V_{DS}| < V_{gs} - V_{th} \quad (3)$.

Where $L_{CH}$ is the length of channel, $Z$ is the width of channel, $C_{ox}$ is the specific capacitance of the gate oxide layer and $\mu_s$ is the electron mobility in the inversion layer. Furthermore, the $\mu_s$ is temperature-dependent parameter, which can be obtained by

$$\mu_s = \mu_0 \left( \frac{T_j + 273}{300} \right)^{-k} \quad (4).$$

Where $\mu_0$ is constant related to the electron mobility and semiconductor processing and the exponent $k$ varies from 1 to 2.5 [42]. Hence, the die voltage $V_{sp}$ is a function of gate voltage $V_{gs}$ and load current $I_{load}$ under given $T_j$, as shown below

$$\Delta T_j \propto P_{cs} = \int_{t_1}^{t_2} \frac{I_{load} L_{CH}}{Z \mu_s C_{ox}} \left( V_{gs} - V_{th} \right) I_{load} dt \quad (5).$$

From (4) and (5), the $\Delta T_j$ related conduction loss $P_{cs}$ can be expressed as

$$\Delta T_j \propto P_{cs} = \int_{t_1}^{t_2} \frac{I_{load} L_{CH}}{Z \mu_s C_{ox}} \left( V_{gs} - V_{th} \right) I_{load} dt \quad (6).$$

Assuming $T_j$ increases from $t_2$ to $t_3$, the desired $\Delta T_j$ can be adjusted by both $I_{load}$ and $V_{gs}$ for the given MOSFET. In order to achieve the same $\Delta T_j$ under different load current, $V_{gs}$ should be calculated and adjusted correspondingly. The typical output characteristics of SiC MOSFETs under different $V_{gs}$ in the linear region are plotted in Fig.4. Besides, the related definitions labeled in Fig.4 are listed in Table III. For the higher load current $I_{load}$, the voltage difference $(V_{gs2}-V_{gs1})$ under desired

### Table II. Fatigue modes and ageing dependences of die attach solder layer.

<table>
<thead>
<tr>
<th>Fatigue modes in solder layer</th>
<th>Stress types</th>
<th>Major factors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Delamination</td>
<td>$T_j$ variation, $t_{load/off}$, current density induced electron migration</td>
<td>Mismatch of CTE at the edge and corner of the die attach solder layer; Electron migration effect would accelerate the delamination under high current density</td>
</tr>
<tr>
<td>Interface voids</td>
<td>$t_{load/off}$ duration, current density induced electron migration</td>
<td>Electron migration effect induced self-diffusion of Aluminium metal; $T_j$ variation could accelerate the void expansion</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$P_{cs}$</th>
<th>$t_{load}$</th>
<th>$t_{off}$</th>
<th>test period</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{j,max}$</td>
<td>$T_{j,min}$</td>
<td>$T_{j,avg}$</td>
<td>$T_{j,load}$</td>
</tr>
</tbody>
</table>

$2168-6777$ (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
ΔTj (Tj-H-TjL) should be limited in a relatively low value. In the case of fixed ton, the desired ΔTj under different load current can be achieved by the law of equivalent area

\[ I_{\text{load}}(V_{\text{cp}2} - V_{\text{cp}1})|_{V_{g1}} = I_{\text{load}}(V_{\text{cp}4} - V_{\text{cp}3})|_{V_{g2}} \]  

(7).

By means of the quantitative Vgs adjustment, the on-state power losses under different Iload can be equal.

**Fig.4. SiC MOSFET Output characteristics under different temperatures and gate voltages.**

### TABLE III. ELECTRICAL DEFINITIONS UNDER DIFFERENT Vgs AND TEMPERATURES

<table>
<thead>
<tr>
<th>Condition 1</th>
<th>Condition 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Planned load current</td>
<td>Iload2</td>
</tr>
<tr>
<td>Gate voltage</td>
<td>Vg1</td>
</tr>
<tr>
<td>Maximum Tj</td>
<td>TjH</td>
</tr>
<tr>
<td>Minimum Tj</td>
<td>TjL</td>
</tr>
<tr>
<td>Conduction power loss</td>
<td>Pcs1</td>
</tr>
</tbody>
</table>

**IV. EXPERIMENTAL PLATFORM AND TEST CONDITIONS**

#### A. Module Under Test

The devices under test are two six-pack modules (CREE CCS020M12CM2). The module consists of three identical half-bridge substrates. The maximum allowable operation Tj is 150 °C, and the internal layouts of the six SiC dies are depicted in Fig.5. For each SiC die, there are two bond wires used to carry the load current and another two thinner bond wires for the gate driver loop.

**Fig.5. Layouts for the module under test (CREE CCS020M12CM2).**

The half-bridge schematic and the measurement proposal are depicted in Fig.6. The independent measurement method for the bond wire and die resistances proposed in [43] is applied to the dies under test. Taking the first die S1 as an example, its bond wire voltage Vbw1 can be measured by the gate auxiliary terminal s1 and the output power terminal TOA. Meanwhile, the die voltage Vcp1 under constant Iload can be measured by the positive bus terminal Pbus and the gate auxiliary terminal s1. During the test, both the die voltage and bond wire voltage are measured and recorded simultaneously, and the increased Vbw1 can be attributed to the bond wire Rbw1 degradation.

**Fig.6. Half-bridge schematic and bond wire voltage measurement.**

For S1 in Module A, the output characteristic curves under different junction temperatures are plotted in Fig.7. Since the electron mobility varies inversely with the temperature, the on-state voltage VDS increases with the increasing Tj under fixed IDS. Assuming the desired ΔTj ranges from 25°C to 175°C, the average power loss PCs under IDS=24 A is around 73.2W while PCs equals to 11.3W at 12 A condition. It is also proved that the conduction power loss is proportional to fixed IDS within the given turn-on duration. In order to get the same Tj swing under different IDS, the gate voltage is required to be adjusted accordingly.

**Fig.7. Output characteristic curves under different junction temperature.**

#### B. On-line Tj measurement

The on-line Tj measurement without gel removal is achieved by the isolated optical fibers from Opsens and the implementation is depicted in Fig.8. The part number of optical fiber is OTG-F-10 with 5 ms response time, as shown in Fig.8 (a) [44]. In order to hold the optical fiber during operation, a precision manipulator is applied to the optical fiber. It is worth noting that the measured Tj merely represents the temperature of the contact point. In practice, the sensor of optical fiber is placed at the center of the inspected SiC die.
In order to investigate the current density effects on the bond wires, two SiC modules (labeled Module A and Module B) were tested. The desired $\Delta T_j$ for both modules are controlled in the range of 65°C to 125°C with the same test conditions except for the Drain current injection. The test conditions for the two SiC-MOSFET modules are listed in Table IV.

**TABLE IV. TEST CONDITIONS FOR CREE MODULES.**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Module A</th>
<th>Module B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum $T_j$</td>
<td>125 °C</td>
<td>125 °C</td>
</tr>
<tr>
<td>Minimum $T_j$</td>
<td>65 °C</td>
<td>65 °C</td>
</tr>
<tr>
<td>$\Delta T_j$</td>
<td>60 °C</td>
<td>60 °C</td>
</tr>
<tr>
<td>$t_{on}/t_{off}$</td>
<td>2s / 4s</td>
<td>2s / 4s</td>
</tr>
<tr>
<td>Load current</td>
<td>24 A</td>
<td>12 A</td>
</tr>
</tbody>
</table>

The output characteristics of Module A under different gate voltages are plotted in Fig.9. Because of the discrepancies in the manufacturing process, the six dies present different output characteristics under the same static test conditions. Therefore, six independent gate drivers with adjustable output voltages were used in the tests.

In Table V, the practical gate voltages for the constant $\Delta T_j$ under two load current conditions are recorded.

**TABLE V. GATING VOLTAGES FOR CREE MODULES.**

<table>
<thead>
<tr>
<th>Gate voltage adjustment</th>
<th>$S_1$</th>
<th>$S_2$</th>
<th>$S_3$</th>
<th>$S_4$</th>
<th>$S_5$</th>
<th>$S_6$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Module B: +12A, 65°C~125°C</td>
<td>7.9 V</td>
<td>7.9 V</td>
<td>8.0 V</td>
<td>8.0 V</td>
<td>8.1 V</td>
<td>7.9 V</td>
</tr>
</tbody>
</table>

The temperature variations for the high-side three dies of Module A at the beginning of the test are depicted in Fig.10. The measured $T_j$ swings are in the range of 65°C~125°C.

In Fig.11 (a) and (b), the on-line record for SiC die and bond wire resistances under two current conditions are depicted, respectively. Due to the layout differences, the initial bond wire resistances are not the same [45]. In this study, the measured high-side bond wire resistances are higher than the low-side bond wire resistances, which are consistent with the load current path depicted in Fig.6. As shown in Fig.11 (a), the die resistances for six dies of Module A remain around 120 mΩ throughout the test. The corresponding conduction power loss $P_c$ is around 61.92W. After 76k power cycles ($N_{cyk}$), the $R_{bw}$ of $S_1$ increased by 300% and then the test was stopped. This excess $R_{bw}$ increase implies the contact area between bond wire and SiC die is dramatically reduced.

---

**Fig.10. Online junction temperature measurements for high-side three dies of Module A.**

**Fig.11. Online junction temperature measurement implementation using optical fiber.**

---

**Fig.9. Output characteristic curves for six dies for module A.**
Bond wire resistance

In order to make a better comparison, the Module B is also stopped after 76k cycles' test. The ageing curves for Module B ($I_{load} = 12A$) are depicted in Fig.11 (b). It is shown that the average die resistance for the six SiC dies is around 430 mΩ under lower gate voltages. Even though the load current is 12A, the conduction power loss $P_{cs}$ could also be kept around 61.92W for the same $T_j$ swing.

V. COMPREHENSIVE ANALYSIS AND DISCUSSION

A. Ageing process comparison

The online bond wire resistance measurements under two current conditions after 76k power cycles are compared individually and plotted in Fig.12. Considering the layout difference among the six dies, the ageing curves are only compared for the dies with the same layout in the module. Fig.12 illustrates two kinds of ageing trend in the test, one is the linear growth with $N_{cyc}$ increase, and the other is step $R_{bw}$ increase along with a subsequent steeper linear growth.

As can be seen from all the sub figures, there is a linear ageing process under fixed test conditions in the beginning stages. It is shown that the higher the load current, the steeper the ageing slope. The typical linear ageing process can be found in Figs.12 (b), (c) and (f) under $I_{load} = 12A$ condition (see blue curves). These linear ageing processes indicate that the constant temperature stresses ($\Delta T_j$ and $T_{avg}$) have uniform degradation effect on the bond wire resistance. Before stopping the test of Module B, the measured bond wire resistances for $S_2$, $S_3$, and $S_6$ are increased by 11.5%, 17.2% and 28.7%, respectively. In this scenario, the follow-up $R_{bw}$ increase can be easily estimated by an approximate linear model.

For the second ageing trend, this kind of abrupt $R_{bw}$ increase is usually present at the end of test. Once the abrupt $R_{bw}$ increase occurs, the bond wires under test start to get into an accelerated process, and the bond wires would lift off the die within a short period. The increased bond wire resistance under high current could lead to a higher self-heat effect and then accelerate the follow-up bond wire degradation, as demonstrated in Figs.12 (a), (c) and (f). Notably, in the case of $I_{load} = 24A$, the bond wires continue to keep almost the same ageing pace after the sudden $R_{bw}$ increase, as shown in Fig.12 (b) and Fig.12 (f). The significant abrupt increases can be attributable to the cracks and sudden delamination, which are related to high current density rather than CTE mismatch. However, in the case of low current density ($I_{load} = 12A$), such as Figs.12 (b), (c) and (f) do not show significant sudden $R_{bw}$ step increase in the tests. Since the two modules experienced the same $T_j$ conditions and power cycles, Module A has higher ageing speed and more abrupt $R_{bw}$ increases than Module B due to the higher current density.
Comparisons of bond wire resistance increase rates for six SiC dies after 76k cycles are summarized in Fig.13. It is shown that all the increase rates under \( I_{\text{load}}=24\text{A} \) are higher than the increase rates under \( I_{\text{load}}=12\text{A} \). In the case of higher current density, the wire bonded packages are subjected to higher self-heating and electro-migration effect. As a result, the bond wires degrade faster even under the same temperature swings.

### Table: Bond Wire Resistance Increase Rate

<table>
<thead>
<tr>
<th>Die</th>
<th>Current Condition</th>
<th>On-state Voltage</th>
<th>Increase Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>S1</td>
<td>( I_{\text{load}}=12\text{A} )</td>
<td>( V_{gs}=24\text{V} )</td>
<td>+74.3%↑ @24A</td>
</tr>
<tr>
<td>S2</td>
<td>( I_{\text{load}}=24\text{A} )</td>
<td>( V_{gs}=20\text{V} )</td>
<td>+61.8%↑ @24A</td>
</tr>
<tr>
<td>S3</td>
<td>( I_{\text{load}}=24\text{A} )</td>
<td>( V_{gs}=16\text{V} )</td>
<td>+28.7%↑ @24A</td>
</tr>
<tr>
<td>S4</td>
<td>( I_{\text{load}}=12\text{A} )</td>
<td>( V_{gs}=24\text{V} )</td>
<td>+74.3%↑ @12A</td>
</tr>
<tr>
<td>S5</td>
<td>( I_{\text{load}}=24\text{A} )</td>
<td>( V_{gs}=20\text{V} )</td>
<td>+61.8%↑ @24A</td>
</tr>
<tr>
<td>S6</td>
<td>( I_{\text{load}}=24\text{A} )</td>
<td>( V_{gs}=16\text{V} )</td>
<td>+28.7%↑ @24A</td>
</tr>
</tbody>
</table>

In particular, a variable ageing rate process without any abrupt \( R_{bw} \) increase is shown in Fig.12 (e). In Fig.12 (e), there are three kinds of straight ageing slope under \( I_{\text{load}}=24\text{A} \) condition. After 38k cycles, the ageing rate starts to increase for the first time. Then, it changes the ageing rate again after 67k cycles. The measured \( R_{bw} \) increases quickly and the bond wire appears lift off behavior within 10k cycles. The ageing curve plotted in Fig.12 (e) implies that the higher current density can change and accelerate the ageing slope even without the sudden \( R_{bw} \) increase.

Generally, compared with the ageing processes under low current conditions, the modules under high current tests shown higher ageing rate in terms of abrupt \( R_{bw} \) increase and variable ageing rate. For an overall comparison, the ageing speed can be evaluated by using increase rate \( R_{\text{rate}} \)

\[
R_{\text{rate}} = \left( \frac{R_{\text{end}}}{R_{\text{ini}}} - 1 \right) \times 100\%
\]  

Where \( R_{\text{end}} \) is measured bond wire resistance at the end of test, \( R_{\text{ini}} \) is the initial measured resistance. The increase rates for the six SiC dies after 76k cycles are summarized in Fig.13. It is shown that all the increase rates under \( I_{\text{load}}=24\text{A} \) are higher than the increase rates under \( I_{\text{load}}=12\text{A} \). In the case of higher current density, the wire bonded packages are subjected to higher self-heating and electro-migration effect. As a result, the bond wires degrade faster even under the same temperature swings.

### B. Ageing process comparison

By means of the B1506A power device analyzer, three kinds of electrical parameters are selected and compared: output characteristic, transfer characteristic and on-state resistance. All the static tests are conducted under constant temperature room environment, and the room temperature is around 25 °C.

In Fig.14, the measured output characteristic comparisons before and after the tests are depicted. As shown in Fig.14 (a), there is almost no obvious degradation in the output characteristic curves under different gate voltages. In the case of 24A, the slopes of output characteristic curves for the aged die are lower than the initial measurements. This lower slope means that the conduction losses would increase during the ageing process even under the same working conditions. According to the comparisons, the die S3 shows significant degradation under \( I_{\text{load}}=24\text{A} \) condition and these results are consistent with the ageing curves plotted in Fig.12 (c).

![Output characteristic curve comparisons before and after power cycling tests for S2: (a) \( I_{\text{load}}=12\text{A} \) and \( T_{j}=25°C \), (b) \( I_{\text{load}}=24\text{A} \) and \( T_{j}=25°C \).](image-url)
In Fig.15, the transfer characteristic curves before and after tests are compared and plotted. Theoretically, transfer characteristic curve indicates how drain current increases with gate voltage under a given Drain-to-source voltage $V_{DS}$. Moreover, the slope of transfer characteristic curve is the trans-conductance of the device. Compared with the initial curves, both two dies show the evidence of degradation. However, in the case of $V_{gs}=20V$, the measured drain current $I_{DS}$ under $I_{load}=24A$ decreased by 4A, which is greater than the results under $I_{load}=12A$. The slight negative slopes imply that switching speed would become slower under $V_{gs}=20V$ after the power cycling tests.

![Image](image1.png)

**Fig.15.** Transfer characteristic curve comparisons before and after power cycling tests for $S_2$: (a) $I_{load}=12A$ and $T_j=25^\circ C$, (b) $I_{load}=24A$ and $T_j=25^\circ C$.

In Fig.16, the measured on-state device resistances before and after the power cycling test are plotted and compared. It is worth noting that the measured on-state resistance $R_{DS(on)}$ from B1506A is a combination of die resistance and parasitic resistances including bond wire resistance, copper layer resistance and Aluminum pad resistance.

![Image](image2.png)

**Fig.16.** Measured on-state resistance comparisons before and after power cycling tests for $S_2$: (a) Module A, $I_{load}=12A$ and $T_j=25^\circ C$, (b) Module B, $I_{load}=24A$ and $T_j=25^\circ C$.

Referring to Fig.11 (a), the measured $R_{DS(on)}$ do not significantly change after power cycling tests. According to the results in Fig.12 (e), the bond wire increase is less than 1 mΩ, which can hardly affect $R_{DS(on)}$. However, in the case of $I_{load}=24A$ shown in Fig.16.(b), the visible changes about 3.3 mΩ increase can be detected, and the measured results are consistent with the recorded curve in Fig.12 (e).

In Fig.17, the Scanning Acoustic Microscopy (SAM) images for die attach solder degradation are shown. The freewheeling diodes $D_5$ and $D_6$ have not been tested, so the diode SAM image can be regarded as reference compared with SiC dies. In Fig.17 (a), there are no visible degradations on $D_5$, $D_6$ and $S_6$ under $I_{load}=12A$ conditions. For $S_5$, there is a slight delamination on the right side and the bottom-right corner. In general, the die attach solder layer maintain a healthy state of interconnection. However, in the case of $I_{load}=24A$ shown in Fig.17 (b), the delamination on $S_5$ is worse than the die under lower current condition. More significant delamination can be found from the right side and the bottom-right corner. Besides, a slight delamination can be observed on the bottom side on $S_6$.

![Image](image3.png)

**Fig.17.** SAM images of die attach solder layer after 76k temperature cycles (a) Module A, $I_{load}=12A$, $T_j=65^\circ C$–125°C (b) Module B, $I_{load}=24A$, $T_j=65^\circ C$–125°C.

It is confirmed that different current conditions have a great impact on the die attach solder layer degradation even under the same $T_j$ swing conditions. Compared with the typical Si-based semiconductor die (13 mm²), the active area of SiC die (4.2 mm²) is smaller in the SiC MOSFET modules [46]. In order to alleviate the high current density effect on the package of SiC modules, the number of bond wire needs to be increased from the manufacturing point of view. Moreover, in a real application using SiC modules, the duration time of over-current operation should be limited, which would also accelerate the bond wire degradation in SiC MOSFET power modules.

VI. CONCLUSION

This paper has presented a separate test method for SiC MOSFET modules in power cycling test. Through adjusting the gate voltage, the on-state die resistance can be adjusted under the given current. Therefore, the conduction losses and related temperature swing can be changed accordingly by using gate voltage rather than load current. The SiC MOSFET modules with wire-bonded package can be tested under different current densities but with the same temperature conditions. Hence, the current density effect can be evaluated separately under the framework of conventional PCT standards. Results shown that different current densities have different impacts on both the bond wire resistance and die-attach solder layer. The module under higher current test condition shown faster ageing speed. Besides, more abrupt degradation can be found in the bond wire resistances in the case of higher current. It is experimentally validated that the package degradation rate is related to the current effect as well as the temperature swing and average...
temperature. By using a power device analyzer, the static parameters were measured and compared before and after power cycling tests. The analysis and comparisons are consistent with the PCT monitoring measurement results. With the help of scanning acoustic microscopy, a delamination effect can be observed and confirms the involvement of current in the aging effect. Finally, the experimental results and analysis validated the effectiveness of proposed method.

ACKNOWLEDGEMENT

The authors would like to thank Dr. Sungyoung Song and Prof. Christian Uhrenfeldt from Aalborg University for providing SAM support and fruitful suggestions during the work.

REFERENCES


Haoze Luo (M’15) received the B.S. and M.S. degrees from the Department of Electrical Engineering, Hefei University of Technology, Hefei, China, in 2008 and 2011, respectively. He received the Ph.D. degree from Zhejiang University, Hangzhou, China in 2015. From January to April 2015, he was a visiting researcher at Newcastle University, Newcastle upon Tyne, U.K. From October 2015 to May 2018, he was a Postdoc at the Department of Energy Technology in Aalborg University Denmark. His research interests include high-power converters and reliability of high-power semiconductor modules.

Francesco Iannuzzo (M’09) received the M.Sc. degree in Electronic Engineering and the Ph.D. degree in Electronic and Information Engineering from the University of Naples, Italy, in 1997 and 2002, respectively. He is primarily specialized in power device modelling. He is currently a professor in reliable power electronics at the Aalborg University, Denmark, where he is also part of CORPE, the Center of Reliable Power Electronics. His research interests are in the field of reliability of power devices, including mission-profile based life estimation, condition monitoring, failure modelling and testing up to MW-scale modules under extreme conditions, like overvoltage, overcurrent, over temperature and short circuit. He is author or co-author of more than 190 publications on journals and international conferences, three book chapters and four patents. Besides publication activity, over the past years he has been invited for several technical seminars about reliability at first conferences as ISPSD, EPE, ECCE, PCIM and APEC.

Prof. Iannuzzo is a senior member of the IEEE (Reliability Society, Power Electronic Society, Industrial Electronic Society and Industry Application Society). He currently serves as Associate Editor for Transactions on Industry Applications, and is secretary elect of IAS Power Electronic Devices and Components Committee. He was the general chair of ESREF 2018, the 29th European Symposium on Reliability of Electron devices, Failure physics and analysis.

Nick Baker received the M.Eng. degree in electrical and electronic engineering from Loughborough University, Leicestershire, U.K., in 2011. In 2013, he started working toward the Ph.D. degree at Aalborg University, Aalborg, Denmark, in temperature measurements of power semiconductor devices using electrical parameters. Mr. Baker received the European Power Electronics Association Young Member Award in 2015.

Frede Blaabjerg (S’86 – M’88 – SM’97 – F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he got the Ph.D. degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator. He is honoris causa at University Politecnica Timisoara (UPT), Romania and Tallinn Technical University (TTU) in Estonia. His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has published more than 600 journal papers in the fields of power electronics and its applications. He is the co-author of four monographs and editor of ten books in power electronics and its applications. He has received 30 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PESC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2019-2020 he serves a President of IEEE Power Electronics Society. He is Vice-President of the Danish Academy of Technical Sciences too. He is nominated in 2014-2018 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.

Wuhua Li (M’09) received the B.Sc. and Ph.D. degree in Power Electronics and Electrical Engineering from Zhejiang University, Hangzhou, China, in 2002 and 2008, respectively. From 2004 to 2005, he was a Research Intern, and from 2007 to 2008, a Research Assistant in GE Global Research Center, Shanghai, China. From 2008 to 2010, he joined the College of Electrical Engineering, Zhejiang University as a Post Doctor. In 2010, he was promoted as an Associate Professor. Since 2013, he has been a Full Professor at Zhejiang University. From 2010 to 2011, he was a Ryerson University Postdoctoral Fellow with the Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada. His research interests include power devices, converter topologies and advanced controls for renewable energy based power systems. Dr. Li has published more than 200 peer-reviewed technical papers and holds over 30 issued/pending patents. Due to his excellent teaching and research contributions, Dr. Li received the 2012 Distinguished Young Scholar from Zhejiang University, the 2012 Delta Young Scholar from Delta Environmental & Educational Foundation, the 2012 Outstanding Young
Scholar from National Science Foundation of China (NSFC). He received one National Natural Science Award and four Scientific and Technological Achievement Awards from Zhejiang Provincial Government and the State Educational Ministry of China.

Xiangning He (M'95--SM'96--F'10) received the B.Sc. and M.Sc. degrees from Nanjing University of Aeronautical and Astronautical, Nanjing, China, in 1982 and 1985, respectively, and the Ph.D. degree from Zhejiang University, Hangzhou, China, in 1989.

From 1985 to 1986, he was an Assistant Engineer at the 608 Institute of Aeronautical Industrial General Company, Zhuzhou, China. From 1989 to 1991, he was a Lecturer at Zhejiang University. In 1991, he obtained a Fellowship from the Royal Society of U.K., and conducted research in the Department of Computing and Electrical Engineering, Heriot-Watt University, Edinburgh, U.K., as a Post-Doctoral Research Fellow for two years. In 1994, he joined Zhejiang University as an Associate Professor. Since 1996, he has been a Full Professor in the College of Electrical Engineering, Zhejiang University. He was the Director of the Power Electronics Research Institute, the Head of the Department of Applied Electronics, the Vice Dean of the College of Electrical Engineering, and he is currently the Director of the National Specialty Laboratory for Power Electronics, Zhejiang University. His research interests are power electronics and their industrial applications. Dr. He is a Fellow of The Institute of Electrical and Electronics Engineers (IEEE) and was appointed as IEEE Distinguished Lecturer by the IEEE Power Electronics Society 2011--2015. He is also a Fellow of the Institution of Engineering and Technology (formerly IEE), U.K.