Fault Diagnosis and Monitoring of Modular Multilevel Converter with Fast Response of Voltage Sensors


Published in:
IEEE Transactions on Industrial Electronics

DOI (link to publication from Publisher):
10.1109/TIE.2019.2928248

Publication date:
2020

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):
I. INTRODUCTION

Due to the features of high redundancy, superior AC performance and scalability to meet any voltage level, modular multilevel converter (MMC) has been regarded as one of the most promising multilevel converters in high voltage applications [1]-[3]. In general, there might be hundreds of cascaded identical submodules to meet the requirement of the operation state and binaried output of voltage sensors, which could detect and locate the open-circuit faults of the MMC very fast. The ratio of the increment of the observed and measured capacitor voltage during the period of positive arm current is applied to monitor the capacitor. The effectiveness of the proposed fault diagnosis strategy and the capacitor monitoring strategy is verified by the experiment results.

Index Terms—Capacitor monitoring, capacitor voltage observation, fault diagnosis, modular multilevel converter, voltage sensor.
parameters of the MMC system, such as the parameter value of the capacitors and arm inductors. However, these components normally have large manufacturing tolerances and produce parameter deviations due to aging, which might result in wrong judgment and location of the fault for the MMC.

To realize the fault detection, a supplementary hardware circuit is employed in [18] or extra voltage sensor is added in each arm in [19]. However, the cost will be considerably increased. In [20], the voltage sensor is used to measure the submodule terminal voltage instead of the capacitor voltage. The faulty power switching devices could be located based on the measured terminal voltage, arm current and the peaks of triangular carriers. A fast fault diagnosis based on the measurement of submodule output voltage is put forward in [21]. However, the extra hardware circuit in each submodule is required and the cost might be increased greatly. In this paper, a new method with fast and reliable fault diagnosis is proposed, which does not rely on the parameters of the MMC system. The voltage sensors, which are normally employed in every submodule and parallel connected with the capacitor, are relocated to the upper switching devices. A fault indicator for diagnosing and locating the faulty power switching devices is proposed based on the output of the voltage sensors and the operation state of the submodules. Due to the proposed configuration of the voltage sensor in the submodule, a simple and effective capacitor monitoring strategy could also be developed, which is based on the ratio of the increment of observed and measured capacitor voltage during the period of positive arm current.

The rest of the paper is organized as follows. Section II presents a topology description and operating principle of the MMC. The current paths under normal condition and open-circuit fault are discussed in Section III. The proposed fault diagnosis strategy is presented in Section IV. Section V shows the monitoring strategy for the capacitance in MMC. Section VI gives the experiment results. Finally, the conclusions of this paper are drawn in Section VII.

II. MODELLING

A. Topology

Fig. 1 shows the topology of a three-phase MMC, which contains the upper arm and lower arm in one phase. Each arm is constructed by \( N \) series-connected identical submodules, respectively. In each phase, two buffer inductors \( L_s \) connect the upper arm and the lower arm. The output of the MMC is led out from the midpoint of two buffer inductors.

The circuit of a half-bridge submodule is shown in Fig. 2, where one capacitor and two power switching devices are adopted. The operation state of two power switching devices should be opposite to avoid short circuit of the capacitor. Fig. 2(b) shows the simplified circuit under the upper power switching device turned on (\( S=1 \)), which means the submodule is on the inserted state and the output voltage of the submodule is same as the capacitor voltage. In this case, the variation tendency of the capacitor voltage depends on the direction of the arm current. That is, if the arm current is positive, the capacitor voltage would be increasing, and if the arm current is negative, the capacitor voltage would be decreasing. Fig. 2(c) shows the simplified circuit under the upper power switching device turned off (\( S=0 \)), which means the submodule is on the bypassed state. The output voltage of the submodule equals zero. In this case, the capacitor voltage would keep constant no matter what the directions of the arm current are.

### B. Operation Principle

The simplified equivalent circuit of the MMC is shown in Fig. 3, where the voltages of the upper arm and lower arm are shown as adjustable voltage sources due to the submodule state in certain arms [22]. Neglecting inductor resistance \( R \), the voltage equation of the MMC is

\[
\begin{align*}
\dot{u}_x &= \frac{1}{2} (v_{xp} - v_{xp}) + \frac{1}{2} L_s \frac{di_x}{dt} \\
2L_s \frac{di_x}{dt} &= V_{dc} - (v_{xp} + v_{xn})
\end{align*}
\]  

(1)

where \( u_x \) and \( i_x \) are the grid voltage and output current of the MMC, respectively. \( L_s \) is the arm buffer inductance, \( i_x \) is the circulating current, \( V_{dc} \) is the DC link voltage, \( v_{xp} \) and \( v_{xn} \) are the voltage of upper and lower arms, respectively. It can be seen from (1) that the AC output of the MMC is determined by the voltage difference between the upper and lower arms.

The voltage of the upper or lower arm is the sum of the output voltage of the submodules in each arm, which could be expressed as

\[
\begin{align*}
v_{xp} &= \sum_{i=1}^{N} S_{sxp} v_{cxi} \\
v_{xn} &= \sum_{i=1}^{N} S_{snx} v_{coni}
\end{align*}
\]  

(2)

where \( N \) is the number of submodules in one arm, \( S_{sxp} \) and \( S_{snx} \)
are operation states of \(i\)th submodule in upper and lower arms, respectively. \(V_{c_{up}}\) and \(V_{c_{dl}}\) are the capacitor voltages of \(i\)th submodule in upper and lower arms, respectively.

![Fig. 3. The equivalent circuit of the MMC.](image)

The expected voltage of upper and lower arms could be calculated as

\[
\begin{align*}
V^{*}_{up} &= \frac{V_{dc}}{2} + u^{*}_x, \\
V^{*}_{dl} &= \frac{V_{dc}}{2} - u^{*}_x \quad (x = a, b, c)
\end{align*}
\]

where \(u^{*}_x\) is the expected output voltage of MMC given by outer-loop controller, \(V^{*}_{up}\) and \(V^{*}_{dl}\) are the expected voltage of the upper and lower arms, respectively.

![Fig. 4. Diagram of the operation principle of MMC.](image)

The diagram of the operation principle of the MMC is shown in Fig. 4, where phase disposition pulse width modulation (PD-PWM) is adopted. According to the PD-PWM algorithm, the expected voltages \(v^{*}_{up}\) and \(v^{*}_{dl}\), as shown in (3), are compared with the carrier waveforms to determine the numbers of inserted submodule in upper and lower arms, which are expressed as \(N_{up,0}\) and \(N_{dl,0}\), respectively. If the value of a carrier is smaller than that of the expected voltage, one of the submodules should be inserted. That is, the total number of these particular carriers with a smaller value than that of the expected voltage would be collected and saved as the primary number of the inserted submodules, namely \(N_{up,0}\) and \(N_{dl,0}\). The final numbers of inserted submodules are defined as \(N_{up,f}\) and \(N_{dl,f}\) for the upper and lower arms, respectively, and \(N_{up,f}\) and \(N_{dl,f}\) are the output of the circulating current suppression control algorithm, as shown in Fig. 4. In order to implement the voltage balancing control for the capacitors of different submodules in the same arm, sorting process is needed to give the operation states \((S_{up1}, S_{up2}, \ldots, S_{upN})\) of the submodules in each arm, where the final number of the inserted submodules, the direction of arm current and the capacitor voltages are the input variables. It should be noted that the submodule with lower capacitor voltage is preferentially selected to insert into the arm (inserted state) as the arm current is positive and vice versa.

III. OPEN-CIRCUIT FAULT OF POWER SWITCHING DEVICES

The reliability of the MMC system might be reduced due to large numbers of power switching device adopted in the MMC system. Once a failure happens to the power switching devices, the faulty device should be detected and located timely to avoid further failures on the MMC system.

![Fig. 5. Arm current paths. (a) Path 1: \(S=1\) and \(i_{um}<0\), (b) path 2: \(S=1\) and \(i_{um}>0\), (c) path 3: \(S=0\) and \(i_{um}<0\), (d) path 4: \(S=0\) and \(i_{um}>0\).](image)

Fig. 5 shows the current paths at the normal state of the submodule, where total four current paths and two output voltage levels exist. Fig. 5(a) shows that, as \(S=1\) and \(i_{um}<0\), the arm current discharges the capacitor through \(T_1\). In Fig. 5(b), as \(S=1\) and \(i_{um}>0\), the arm current charges the capacitor through \(D_1\). Fig. 5(c) shows that, as \(S=0\) and \(i_{um}>0\), the arm current goes through \(T_2\) and has no effects on the capacitor voltage. It is shown in Fig. 5(d) that the arm current goes through \(D_2\) and has no effects on the capacitor voltage as \(S=0\) and \(i_{um}<0\).

In the case that open-circuit fault happens on the power switching devices, the current paths may be influenced and different from the normal. The arm current paths under \(T_1\) and \(T_2\) open-circuit faults are shown in Table I, where the arm current paths and relative status under normal state are also given for comparisons with each other. In Table I, it is obvious that only current path 1 and path 3 of the normal state are affected by \(T_1\) and \(T_2\) failures, respectively. That is, if the active current path is path 1 and \(T_1\) open-circuit fault occurs simultaneously, the current path will be changed from path 1 to path 4, as shown in Table I with highlighting shadow. In another case, if the active current path is path 3 and \(T_2\) open-circuit fault occurs, the current path will be changed to path 2. Due to the changing of the current path under fault conditions, the voltage of the power switching devices would be different from the normal state. Therefore, the fault diagnosis based on the voltage of the power switching devices will be very fast and reliable if this voltage could be measured and collected directly.

<table>
<thead>
<tr>
<th>TABLE I</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ARM CURRENT PATHS UNDER (T_1) AND (T_2) FAULTS</strong></td>
</tr>
<tr>
<td>Normal state</td>
</tr>
<tr>
<td>---------------</td>
</tr>
<tr>
<td>(S=1) &amp; (i_{um}&lt;0)</td>
</tr>
<tr>
<td>(S=1) &amp; (i_{um}&gt;0)</td>
</tr>
<tr>
<td>(S=0) &amp; (i_{um}&gt;0)</td>
</tr>
<tr>
<td>(S=0) &amp; (i_{um}&lt;0)</td>
</tr>
</tbody>
</table>
IV. PROPOSED FAULT DIAGNOSIS STRATEGY

A. Voltage Sensor Configurations

In the traditional MMC system, due to the requirement of capacitor voltage balancing, the voltage sensor is needed in each submodule which is directly parallel connected with the capacitor to obtain the capacitor voltage, as shown in Fig. 6(a). Fig. 6(b) shows that an additional voltage sensor is applied to measure the voltage of the upper power switching device, which may increase the response speed of fault diagnosis for the power switching devices. However, this will greatly increase the number of sensors where two voltage sensors are needed in one submodule.

To reduce the cost and improve the reliability of the MMC, the voltage sensor connected with the capacitor could be removed. Then, the proposed submodule with only one voltage sensor could be shown as Fig. 6(c). In [20-21] a fast fault diagnosis method is also proposed by connecting one voltage sensor with the lower power switching device in each submodule. However, the capacitor voltage would not be monitored when the submodule is on bypassed state, where the capacitor voltage is normally supposed keeping constant. At some specific conditions, the bypassed state would last for a relatively long time and then self-discharging of the capacitor will lead to large voltage deviations [23-24]. As an alternative selection, this paper sets the voltage sensor to connect with the upper switching device in each submodule. Due to the proposed position of the voltage sensor, not only a fast and reliable fault diagnosis, but also a simple and effective method to conduct capacitor monitoring could be realized, which will be discussed in Section V.

![Image](53x343 to 58x365)

Fig. 6. Voltage sensors in one submodule. (a) The traditional case, (b) case with an additional voltage sensor, (c) proposed case.

B. Capacitor Voltage Monitoring

As mentioned in the above sub-section, keeping the capacitor voltages balancing is a critical issue for the operation of the MMC. In order to keep the capacitor voltage balancing, the capacitor voltage should be acquired by the control system at both the bypassed state and inserted state. If the voltage sensor in submodule is configured as Fig. 6(c), the capacitor voltage could be measured directly by the voltage sensor on the bypassed state. However, on the inserted state, the voltage sensor would be short-circuited by the upper power switching device. Then the capacitor voltage should be estimated by the observer in this case.

It should be noted that current sensors are necessary for the arms of MMC for the circulating current suppression control and capacitor voltage balancing control. Fig. 7 shows the equivalent circuits for the capacitor voltage monitoring on a different state, where only one current sensor is needed for each arm of the MMC due to the series connection of the submodules in the same arm. On the bypassed state, the input current does not pass through the capacitor. The capacitor voltage can be directly measured by the voltage sensor, as shown in Fig. 7(a). Fig. 7(b) shows the submodule on inserted state with a short-circuited voltage sensor. As the submodule turns to inserted state, the current sensor is directly connected with the capacitor and the capacitor state may be monitored by this current sensor.

![Image](66x342 to 70x364)

Fig. 7. Equivalent circuits for capacitor voltage monitoring on (a) bypassed state, (b) inserted state.

The voltage observation equation of the capacitor on the inserted state could be expressed as

\[ v_c = v_{c0} + \frac{1}{C} \int_{t_0}^{t_1+kT_{cc}} i_{arm} dt \quad (t = t_0 + kT_{cc} \leq t_1) \]  (4)

where \( v_c \) is the observed capacitor voltage, \( T_{cc} \) is the control cycle of the system, \( k \) is number of the control cycles during the inserted state, \( v_{c0} \) is the last measured capacitor voltage, \( C \) is the nominal capacitance of the submodule capacitor, \( i_{arm} \) is the arm current, \( t_0 \) and \( t_1 \) are the start and end time of the inserted state, respectively. The initial voltage of the integral equation \( v_{c0} \) is the measured capacitor voltage at last time before this submodule is inserted.

\[ v_{c0} = v_i \]  (5)

where \( v_i \) is the output of the voltage sensor on the bypassed state of the submodule. It can be seen from (4) that the deviations of capacitance \( C \) and current measurement would cause observation errors on capacitor voltage and affect the capacitor voltage balancing. However, the observation errors will be periodically eliminated on the bypassed state by the voltage sensor to renew the initial voltage for the capacitor voltage observation during the next inserted state. Then the observation errors are quite small and would be neglected in this paper since they could not be accumulated. It should be noted that in practical numerical system the control variables are discrete. The duration time of the inserted state is related to the control cycle and the integration in (4) starts at time \( t_0 \) with \( S \) stepping from 0 to 1, and finishes at time \( t_1 \) with \( S \) stepping from 1 to 0. The duration time of each inserted state could be obtained by a time accumulator at the arriving of time \( t_1 \).

![Image](85x332 to 91x375)

Fig. 8. Diagrams of the capacitor voltage monitoring.

On basis of the (4) and (5), Fig. 8 shows the diagrams of the capacitor voltage monitoring, where the first submodule in the upper arm of Phase A is taken as an example. \( T_{ce} \) is the control
cycle of the system, \( S_{cap} \) is the operation state of this submodule, \( v_{cap1} \) is the output voltage of the voltage sensor, \( v_{cap} \) is the monitored capacitor voltage.

### C. Fault Indicator

As analyzed in Section III, the central paths will be influenced by the open-circuit fault of the power switching devices, then the output of the voltage sensor could be used to implement the fast fault diagnosis of the MMC. The outputs of the voltage sensor under both the normal and fault states are listed in Tab. II. If the MMC is under normal state, the output of the voltage sensor would be zero on the inserted state and equal the capacitor voltage \( v_i \) on the bypassed state. Once a T1 fault occurs with the status of \( S=1 \) and \( i_{arm}<0 \), the current path would shift to path 4, and the output of the voltage sensor would equal the capacitor voltage \( v_{cap} \) instead of zero. Once a T2 fault occurs with the status of \( S=0 \) and \( i_{arm}>0 \), the current path would shift to path 2, and the output of the voltage sensor would be zero, instead of capacitor voltage \( v_i \).

**TABLE II**

<table>
<thead>
<tr>
<th>Status</th>
<th>Normal</th>
<th>T1 fault</th>
<th>T2 fault</th>
</tr>
</thead>
<tbody>
<tr>
<td>( S=1 ) &amp; ( i_{arm}&lt;0 )</td>
<td>0 (0)*</td>
<td>( v_i ) (1)</td>
<td>0 (0)</td>
</tr>
<tr>
<td>( S=1 ) &amp; ( i_{arm}&gt;0 )</td>
<td>0 (0)</td>
<td>0 (0)</td>
<td>0 (0)</td>
</tr>
<tr>
<td>( S=0 ) &amp; ( i_{arm}&gt;0 )</td>
<td>( v_i ) (1)</td>
<td>( v_i ) (1)</td>
<td>0 (0)</td>
</tr>
<tr>
<td>( S=0 ) &amp; ( i_{arm}&lt;0 )</td>
<td>( v_i ) (1)</td>
<td>( v_i ) (1)</td>
<td>( v_i ) (1)</td>
</tr>
</tbody>
</table>

*In brackets shows the binary output of the voltage sensor.

Based on the Boolean logic operation, a fault indicator is introduced for the proposed fault diagnosis strategy. Firstly, the output of the voltage sensor is binarized instead of the measured value. The binarized output of the voltage sensor could be expressed as

\[
\begin{align*}
  v_{in} &= 0 \quad \left( \frac{v_i}{v_0} < 0.5 \right) \\
  v_{sn} &= 1 \quad \left( \frac{v_i}{v_0} \geq 0.5 \right)
\end{align*}
\]

where \( v_{in} \) is the binary output of the voltage sensor, \( v_0 \) is the reference voltage of the capacitor for capacitor voltage balancing control. The binary output is given in brackets shown as Tab. II.

Then the indicator of specific states of the submodule may be defined according to Tab. II and (6). Considering the operation state of the submodule \( S \) is also a binary value, the Boolean logic operation of \( S \) and \( v_{sn} \) can be treated to construct state indicators for this submodule. Based on the results of the Tab. II, an indicator of a normal state could be defined as

\[
X_1 = S \oplus v_{sn}
\]

where \( X_1 \) is the indicator of the normal state, “ \( \oplus \) ” is the Boolean logic operation for “exclusive or”. \( X_1=1 \) indicates that the MMC is operating under the normal state, and \( X_1=0 \) indicates that the MMC is operating under fault state. Since there are two power switching devices in each submodule, the fault location should be further analyzed.

It is shown from Tab. I and Tab. II that only under the status of \( S=1 \) and \( i_{arm}<0 \), T1 fault could be detected. Then an indicator of T1 fault could be defined as

\[
X_2 = S \cdot v_{sn}
\]

where \( X_2 \) is the indicator of T1 fault, “ \( \cdot \)” is a Boolean logic operation for “and”. \( X_2=1 \) indicates that there is a T1 fault in a certain submodule, and \( X_2=0 \) indicates that there is no T1 fault.

Similar with T1 fault, the T2 fault could be detected only under the status of \( S=0 \) and \( i_{arm}>0 \). An indicator of T2 fault could be defined as

\[
X_3 = \bar{S} \cdot \bar{v}_{sn}
\]

where \( X_3 \) is the indicator of T2 fault, “ \( \bar{\} \)” is the Boolean logic operation for “not”. \( X_3=1 \) indicates that there is a T2 fault in a certain submodule, and \( X_3=0 \) indicates that there is no T2 fault.

Finally, a fault indicator \( X \) could be defined as

\[
X = (X_1, X_2, X_3)
\]

The process of fault diagnosis is shown in Fig. 9, where \( T_{cc} \) is the control cycle. The operation state of submodule \( S \) and the output of the voltage sensor \( v_i \) are collected to calculate the fault indicator \( X \). There is no fault in the MMC system as the indicator \( X \) equals \((1, 0, 0)\). If \( X \) does not equal \((1, 0, 0)\) and the duration time reaches \( T_{cc}/3 \), it indicates that a fault has occurred. Then, \( X \) is compared with \((0, 1, 0)\) and \((0, 0, 1)\) in turns and the duration of the judgment will be \( T_{cc}/3 \) to avoid misjudgment. Here \((0, 1, 0)\) and \((0, 0, 1)\) are corresponding to T1 fault and T2 fault, respectively.

![Fig. 9. Fault diagnosis process.](image)
determined by actual directions of the arm current.

V. CAPACITANCE MONITORING

There are a large number of capacitors in the MMC and the capacitance monitoring is an effective way to improve the reliability of the MMC system. In this paper, a quite easy strategy for capacitance monitoring is proposed due to the special configuration of the voltage sensor in the submodules. In this paper, the rate between the observed and measured voltage increment during the positive arm current is adopted as the indicator for capacitance monitoring.

Fig. 10 shows the shift of operation states in a submodule, where $D_i$ is the duration time of the inserted state when the arm current keeps positive. As mentioned before, the capacitor voltage may be directly measured at the state $S=0$, and observation of the capacitor voltage should be adopted at the state $S=1$. Supposing the measured voltage of the submodule capacitor in the previous cycle and the current cycle is $v_1$ and $v_2$, respectively. The increment of measured capacitor voltage during period $D_i$ can be expressed as

$$\Delta v_{1m} = v_2 - v_1 = \frac{1}{C} \int i_{arm} dt$$

where $\Delta v_{1m}$ is the increment of measured capacitor voltage during one switching cycle, $C$ is the actual capacitance of the submodule capacitor. To realize capacitance monitoring, the increment of capacitor voltage is also calculated during the period $D_i$ on the inserted state ($S=1$) to obtain observed increment of capacitor voltage. It has

$$\Delta v_{1} = \frac{1}{C} \int i_{arm} dt$$

where $\Delta v_1$ is the increment of observed capacitor voltage during one switching cycle. $C$ is the nominal capacitance of the submodule capacitor. Then, the ratio of the increment between observed capacitor voltage and measured capacitor voltage can be obtained as follows

$$\frac{\Delta v_1}{\Delta v_{1m}} = \frac{\Delta v_1}{v_2 - v_1} = \frac{C_a}{C}$$

(13)

In this paper, only the period with positive arm current is used to monitor the capacitance, and there might be many switching cycles since the frequency of arm current is quite lower than the switching frequency of the submodule. So the calculations of (12) and (13) could be applied in multiple switching cycles. Supposing the period of the positive arm current in one submodule has $k$ inserted states, it has

$$\left\{ \begin{array}{l} \Delta v_1 = \Delta v_1' \frac{C_a}{C} \\ \Delta v_2 = \Delta v_2' \frac{C_a}{C} \\ \vdots \\ \Delta v_k = \Delta v_k' \frac{C_a}{C} \end{array} \right.$$

(14)

(14) could be rewritten as

$$\frac{\Delta v_1 + \cdots + \Delta v_k}{v_{k+1} - v_1} = \frac{C_a}{C}$$

(15)

where $v_{k+1}$ is the measured capacitor voltage in last time instance during the period of positive arm current. Since the capacitor is kept on charging operation during the period of the positive arm current, the measured voltages $v_{k+1}$ and $v_1$ are the maximum and minimum voltage of the capacitor, respectively. It should be noted that $\Delta v_i$ ($i=1, \ldots, k$) have been calculated in (4) to observe the capacitor voltage for the normal operation of the MMC, which means the proposed capacitor monitoring strategy does not increase the calculation burden.

Fig. 11. The processing of the proposed capacitance monitoring strategy. (a) Arm current, (b) output of the voltage sensor, (c) increments of observed capacitor voltage, (d) sum of the increment of capacitor voltage ($i_{arm}>0$).
where \( Y \) is the monitoring indicator of the capacitance. \( Y_1 \) is the measured increment of capacitor voltage. \( Y_2 \) is the sum of the observed increment of capacitor voltage. The proposed indicator shows the ratio of actual capacitance to the nominal capacitance which would be a value less than 1 considering aging of the capacitors. For example, if \( Y \) equals 0.8, it means that only 80% of the nominal capacitance remains in this capacitor.

According to (12), Fig. 12 shows the diagram for the sum of observed increment of capacitor voltage during the inserted state under positive arm current. \( v_{casw} \) is the capacitor voltage increment during the inserted state, which has been calculated in Fig. 8.

\[
Y = Y_1/Y_2 = \frac{\Delta v_1 + \Delta v_2 + \cdots + \Delta v_N}{v_{c1} - v_{c0}}
\]  

(16)

VI. EXPERIMENT VALIDATIONS

To verify the effectiveness of the proposed fault diagnosis strategy and capacitor monitoring method, a laboratory scaled single-phase MMC platform with four submodules in each arm is established because of the symmetrical structure of three-phase MMC, as shown in Fig. 13. The parameters of the experimental platform are listed in Tab. III. Same circulating current suppression control strategy as [25] is adopted in the MMC system.

![Experimental Platform of Single Phase MMC](image)

**Fig. 13. The experimental platform of single phase MMC.**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{dc} )</td>
<td>DC link voltage</td>
<td>200 V</td>
</tr>
<tr>
<td>( v_{c0} )</td>
<td>Rated capacitor voltage</td>
<td>50 V</td>
</tr>
<tr>
<td>( m )</td>
<td>Modulation index</td>
<td>0.85</td>
</tr>
<tr>
<td>( C )</td>
<td>Capacitance</td>
<td>2200 ( \mu )F</td>
</tr>
<tr>
<td>( L_c )</td>
<td>Arm inductance</td>
<td>4.3 mH</td>
</tr>
<tr>
<td>( N )</td>
<td>Number of submodules per arm</td>
<td>4</td>
</tr>
<tr>
<td>( R )</td>
<td>Load resistance</td>
<td>8 ( \Omega )</td>
</tr>
<tr>
<td>( L )</td>
<td>Load inductance</td>
<td>4.3 mH</td>
</tr>
<tr>
<td>( f )</td>
<td>Fundamental frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>( f_c )</td>
<td>Carrier frequency</td>
<td>2 kHz</td>
</tr>
</tbody>
</table>

**Table III**

**PARAMETERS OF EXPERIMENTAL PLATFORM**

![Diagram](image)

**Fig. 12. Diagram for the sum of the observed increment of the capacitor voltage during the inserted state under positive arm current.**

![Experiment Results Under Normal State](image)

**Fig. 14. Experiment results under normal state. (a) AC output voltage (10 ms/div), (b) AC output current (10 ms/div), (c) arm current (10 ms/div), (d) circulating current (10 ms/div), (e) capacitor voltage in upper arm (10 ms/div), (f) operation state and voltage sensor (25 \( \mu \)s/div).**

Fig. 14 shows the experiment results under normal state. It can be seen from Fig. 14(a) that the AC output voltage is symmetrical with nine voltage levels. AC output current with good sinusoidal characteristics is shown in Fig. 14(b). The current waveforms of the upper and lower arms are shown in Fig. 14(c). The circulating current is under control and about 2 A, as shown in Fig. 14(d). Fig. 14(e) shows that all the capacitor voltages are balanced to be their reference voltage, 50 V.

![Experiment Results Under Faulty Condition](image)

**Fig. 15. Experiment results of capacitor monitoring for SM1 and SM2.**

![Operation State and Voltage Sensor](image)

**Fig. 16. Operation state and voltage sensor.**

![Capacitor Voltage Waveform](image)

**Fig. 17. Capacitor voltage waveform.**

The capacitance monitoring is carried out under the normal state. A healthy capacitor with nominal capacitance 2200 \( \mu \)F is measured by LCR instrument in the laboratory and it shows that its actual capacitance is 2035.6 \( \mu \)F, which is 92.53% of the nominal capacitance. Another capacitor is measured in the same laboratory, and its actual capacitance of the capacitor is 1032.6 \( \mu \)F, 46.94% of the nominal capacitance 2200 \( \mu \)F in this experiment. The capacitor with larger capacitance is set in SM1, and the capacitor with smaller capacitance is set in SM2. The experiment results of the capacitor monitoring for SM1 and SM2 are shown in Fig. 15. Fig. 15(a) shows the maximum value of measured capacitor voltage is 53.2 V, and its minimum value is 47.2 V. Then the increment of measured capacitor voltage could be obtained as 6 V. Fig. 15(a) also gives the increment of observed capacitor voltage as 5.68 V. Therefore, the indicator of capacitor monitoring for SM1 could be calculated as \( Y = 5.68/6 = 94.67 \% \), which means the capacitance of the voltage sensor is not high, since at the bypassed state the output of voltage sensor is used to renew the initial voltage \( v_{c0} \) in (4), and at the inserted state the output of voltage sensor is only just an indicator of the fault. Then a voltage sensor with 40 \( \mu \)s response time is adopted in this experimental platform where the control cycle is 100\( \mu \)s.

![Capacitor Voltage Observer](image)

**Fig. 18. Capacitor voltage observer.**

A. Normal State Operation

Fig. 14 shows the experiment results under normal state. The capacitor with larger capacitance is set in SM1, and the capacitor with smaller capacitance is set in SM2. The capacitance monitoring is carried out under the normal state. A healthy capacitor with nominal capacitance 2200 \( \mu \)F could operate well. According to the experiment results under a normal state, the MMC system with the proposed capacitor voltage observer could operate well.

The capacitance monitoring is carried out under the normal state. A healthy capacitor with nominal capacitance 2200 \( \mu \)F is measured by LCR instrument in the laboratory and it shows that its actual capacitance is 2035.6 \( \mu \)F, which is 92.53% of the nominal capacitance. Another capacitor is measured in the same laboratory, and its actual capacitance of the capacitor is 1032.6 \( \mu \)F, 46.94% of the nominal capacitance 2200 \( \mu \)F in this experiment. The capacitor with larger capacitance is set in SM1, and the capacitor with smaller capacitance is set in SM2. The experiment results of the capacitor monitoring for SM1 and SM2 are shown in Fig. 15. Fig. 15(a) shows the maximum value of measured capacitor voltage is 53.2 V, and its minimum value is 47.2 V. Then the increment of measured capacitor voltage could be obtained as 6 V. Fig. 15(a) also gives the increment of observed capacitor voltage as 5.68 V. Therefore, the indicator of capacitor monitoring for SM1 could be calculated as \( Y = 5.68/6 = 94.67 \% \), which means the capacitance...
of this capacitor in SM1 is 94.67% of the nominal value. It shows that the error between the observed and actual capacitance is only 2.14% of the nominal capacitance.

Fig. 15(b) shows the experiment results of capacitor monitoring for SM2. The indicator of capacitor monitoring for SM2 is 45%, and the error between the observed and actual capacitance is 1.94% of the nominal capacitance. It can be concluded from Fig. 15 that the presented capacitance monitoring strategy is effective.

Fig. 15. Experiment results of capacitance monitoring in (a) SM1 (10 ms/div), (b) SM2 (10 ms/div).

B. Fault Diagnosis-T1 Fault

Fig. 16 shows experiment results under T1 fault in submodule SM1. In Fig. 16(a), the lowest voltage level is missing after T1 fault happens in submodule SM1 and the AC output of the MMC only has eight voltage levels. The circulating current is shown in Fig. 16(b), where the reference value is no longer good followed once a T1 fault occurs.

Fig. 16. Waveforms of voltage and current under T1 fault. (a) AC output voltage (10 ms/div), (b) circulating current (10 ms/div).

Fig. 17 shows the waveforms of the operation state and the binarized output of the voltage sensor in each submodule. In Fig. 17(a), the operation state and the binarized output of the voltage sensor in SM1 are always opposites under the normal state, and then \( X \) equals (1, 0, 0). However, as the T1 fault occurs in SM1, operation state and binarized output of voltage sensor are both in the low level at the bypassed state of SM1, as shown in Fig. 17(a). Then \( X \) equals (0, 0, 1) and that indicates SM1 is a faulty submodule and the faulty power switching device is T1. It can be seen from Fig. 19(b)-(h) that the operation state and the binarized output of voltage sensor in SM2-8 are always opposite under both the normal and fault states. Therefore, SM2-8 are the normal submodules, and the power switching device under T1 fault is located within 300 \( \mu \)s.

Fig. 17. Operation state and binarized output of voltage sensor under T1 fault. (a) SM1 (100 \( \mu \)s/div), (b) SM2 (100 \( \mu \)s/div), (c) SM3 (100 \( \mu \)s/div), (d) SM4 (100 \( \mu \)s/div), (e) SM5 (100 \( \mu \)s/div), (f) SM6 (100 \( \mu \)s/div), (g) SM7 (100 \( \mu \)s/div), (h) SM8 (100 \( \mu \)s/div).

C. Fault Diagnosis-T2 Fault

Fig. 18 shows the results under T2 fault. In Fig. 18(a), AC output voltage with eight voltages levels is shown, where the highest level is missing after a T2 fault. Fig. 18(b) shows the waveform of the circulating current, which shows the reference value could not be realized once the fault occurs.

Fig. 18. Waveforms of voltage and current under T2 fault. (a) AC output voltage (10 ms/div), (b) circulating current (10 ms/div).

Fig. 19 shows the waveforms of the operation states and the binarized output of voltage sensor in each submodule. In Fig. 19(a), the operation state and the binarized output of the voltage sensor in SM1 are always opposites under the normal state, and then \( X \) equals (1, 0, 0). However, as the T2 fault occurs in SM1, operation state and binarized output of voltage sensor are both in the low level at the bypassed state of SM1, as shown in Fig. 19(a). Then \( X \) equals (0, 0, 1) and that indicates SM1 is a faulty submodule and the faulty power switching device is T2. It can be seen from Fig. 19(b)-(h) that the operation state and the binarized output of voltage sensor in SM2-8 are always opposite under both the normal and fault states. Therefore, SM2-8 are the normal submodules, and the power switching device under T2 fault is located within 200 \( \mu \)s.
In this paper, a fault diagnosis strategy is proposed to improve the reliability of the MMC system. To achieve a fast and reliable fault diagnosis, the voltage sensor in each submodule is relocated from the capacitor to the upper switching device. A fault indicator for the fault diagnosis is given based on the relationship of the operation state and binarized output of voltage sensors. Due to the proposed configuration of the voltage sensor in the submodule, voltage observation of the capacitor is put forward to realize capacitor monitoring and power control of the MMC under normal operation. The ratio of the increment of observed and measured capacitor voltage during the period of positive arm current is applied to monitor the capacitor and quite a high accuracy can be achieved. The experimental results verify the effectiveness of the proposed capacitor monitoring and fault diagnosis strategy.

VII. CONCLUSIONS

In this paper, a fault diagnosis strategy is proposed to improve the reliability of the MMC system. To achieve a fast and reliable fault diagnosis, the voltage sensor in each submodule is relocated from the capacitor to the upper switching device. A fault indicator for the fault diagnosis is given based on the relationship of the operation state and binarized output of voltage sensors. Due to the proposed configuration of the voltage sensor in the submodule, voltage observation of the capacitor is put forward to realize capacitor monitoring and power control of the MMC under normal operation. The ratio of the increment of observed and measured capacitor voltage during the period of positive arm current is applied to monitor the capacitor and quite a high accuracy can be achieved. The experimental results verify the effectiveness of the proposed capacitor monitoring and fault diagnosis strategy.

REFERENCES


Jianzhong Zhang (M’08–SM’16) received the M.Sc. and Ph.D. degrees in electrical engineering from the Department of Electrical Engineering, Southeast University, Nanjing, China, in 2005 and 2008, respectively. From 2006 to 2007, he was a Visiting Scholar in the Institute of Energy Technology, Aalborg University, Aalborg, Denmark. Since 2008, he has been with Southeast University, where he is currently a Professor in the school of Electrical Engineering. He was a Visiting Professor at the Worcester Polytechnic Institute, Worcester, USA, and the University of British Columbia, Vancouver, Canada, in July 2012 and July-Aug. 2017, respectively. His research interests include electrical machines, power electronics, and renewable power generation.

Dr. Zhang is a recipient of the Institution Premium Award of the Institutions of Engineering and Technology, U.K.

Xing Hu (S’15) received the B.Eng. degree in electrical engineering from Anhui University, Hefei, China, in 2013. In 2018, he was a Guest Ph.D. student with the Department of Energy Technology, Aalborg University, Denmark. He is currently working toward the Ph.D. degree with the School of Electrical Engineering, Southeast University, Nanjing, China.

His current research interests include modular multilevel converter, VSC-HVdc, fault diagnosis, and fault-tolerant control.

Shuai Xu (S’14–M’19) received the B.Sc. and M.Sc. degrees in electrical engineering from Henan Polytechnic University, Jiaozuo, China, in 2011 and 2013, respectively, and the Ph.D. degree in electrical engineering from the Department of Electrical Engineering, Southeast University, Nanjing, China, in 2018.

From 2016 to 2017, he was a joint Ph.D. Student with the Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada. His research interests include motor drives, advanced modeling, fault diagnosis, and fault-tolerant control.

Yaqian Zhang (S’18) received the B.S. degree from the University of Electronic Science and Technology of China, Chengdu, in 2016. She is currently pursuing the Ph.D. degree with the School of Electrical Engineering, Southeast University.

She currently focuses on the research of solid-state transformer, including modeling on system level, redundancy topology, and system property assessment.

Zhe Chen (M’95–SM’98–F’19) received the B.Eng. and M.Sc. degrees all in Electrical Engineering from Northeast China Institute of Electric Power Engineering, Jilin City, China, MPhil in Power Electronic, from Staffordshire University, England and the Ph.D. degree in Power and Control, from University of Durham, England.

Dr Chen is a full Professor with the Department of Energy Technology, Aalborg University, Denmark. He is the leader of Wind Power System Research program at the Department of Energy Technology, Aalborg University and the Danish Principle Investigator for Wind Energy of Sino-Danish Centre for Education and Research.

His research areas are power systems, power electronics and electric machines; and his main current research interests are wind energy and modern power systems. He has led many research projects and has more than 400 technical publications with more than 10000 citations and h-index of 44 (Google Scholar).

Dr Chen is an Associate Editor of the IEEE Transactions on Power Electronics, a Fellow of the Institution of Engineering and Technology (London, U.K.), and a Chartered Engineer in the U.K.