A compact APS with FPN reduction and focusing criterion using FGMOS photocell

Prior implementations of CMOS photoarrays with floating-gate MOS (FGMOS), substituted one MOS with a FGMOS in, otherwise, well-established photocell structures. Bipolar manipulation of the floating-gate's charge requires special structures to achieve fixed pattern noise (FPN) suppression. The control capacitor accompanying the FGMOS, needed to be quite larger than the MOS parasitic capacitances, resulting in increased area. Also, output amplification was dealt separately, by additional amplification cells. The proposed logarithmic CMOS photoarray, carefully incorporates two FGMOS in each photocell, favoring the use of minimum control-gate capacitance, achieving area reduction. Unipolar manipulation of floating-gate charge is achieved without special circuitry, preserving FPN suppression. Simultaneously, output amplification is achieved by exploiting the same FGMOS's inherent processing capabilities. A very simple circuit providing a focusing function was also incorporated and successfully tested. Additionally, global normalization towards the average photocurrent, make the circuit ideal preprocessor for image recognition tasks. Experimental results from a 32 × 32 array in AMS 0.6 μm CMOS technology support the theoretical analysis.