Design and Benchmark of Capacitive DC Links for the Hold-up Time Application

Mingxuan Qi; Shili Huang; Cunzhong Li; Haoran Wang; Guorong Zhu; Huai Wang

doi:10.1109/PEDG.2019.8807642

Design and Benchmark of Capacitive DC Links for the Hold-up Time Application

Mingxuan Qi, Shili Huang, Cunzhong Li, Haoran Wang, Guorong Zhu, Huai Wang

Research output: Contribution to book/anthology/report/conference proceeding › Article in proceeding › Research › peer-review

1 Citation (Scopus)

Abstract

Capacitive DC links are widely used in power electronic systems to balance the instantaneous power difference between the input source and output load. The conventional capacitive DC link, which uses passive capacitors, encounters challenges in lifetime and power density. Recently, novel active DC links implemented by power electronic circuits are proposed for low voltage ripple requirement application, which can achieve lower energy storage, high power density and longer lifetime. However, the existing design of active DC links can not be extended to the applications with hold-up time requirement directly, due to it does not take the energy storage into account. This paper proposes the design methods for two typical active DC links with the energy storage constraint, so as to achieve specified hold-up time requirement. Moreover, benchmarking between passive and typical active DC links are investigated in terms of cost and volume. The results serve as guideline to select and design capacitive DC links to achieve specified hold-up time requirement.

Original language	English
Title of host publication	PEDG 2019 - 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems
Number of pages	6
Publisher	IEEE
Publication date	Jun 2019
Pages	939-944
Article number	8807642
ISBN (Electronic)	9781728124551
DOIs	https://doi.org/10.1109/PEDG.2019.8807642
Publication status	Published - Jun 2019
Event	10th IEEE International Symposium on Power Electronics for Distributed Generation Systems, PEDG 2019 - Xi'an, China Duration: 3 Jun 2019 → 6 Jun 2019

Conference

Conference	10th IEEE International Symposium on Power Electronics for Distributed Generation Systems, PEDG 2019
Country/Territory	China
City	Xi'an
Period	03/06/2019 → 06/06/2019

Series	IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG)
ISSN	2329-5767

Bibliographical note

Publisher Copyright:
© 2019 IEEE.

Copyright:
Copyright 2020 Elsevier B.V., All rights reserved.

Keywords

Capacitive DC link
Cost
Hold-up time
Volume

Access to Document

10.1109/PEDG.2019.8807642

AUB Link

Search for the material in Aalborg University Library's search engine

Cite this

@inproceedings{cb372f8c9aed4ae7b0a8c1e4f92f6808,

title = "Design and Benchmark of Capacitive DC Links for the Hold-up Time Application",

abstract = "Capacitive DC links are widely used in power electronic systems to balance the instantaneous power difference between the input source and output load. The conventional capacitive DC link, which uses passive capacitors, encounters challenges in lifetime and power density. Recently, novel active DC links implemented by power electronic circuits are proposed for low voltage ripple requirement application, which can achieve lower energy storage, high power density and longer lifetime. However, the existing design of active DC links can not be extended to the applications with hold-up time requirement directly, due to it does not take the energy storage into account. This paper proposes the design methods for two typical active DC links with the energy storage constraint, so as to achieve specified hold-up time requirement. Moreover, benchmarking between passive and typical active DC links are investigated in terms of cost and volume. The results serve as guideline to select and design capacitive DC links to achieve specified hold-up time requirement.",

keywords = "Capacitive DC link, Cost, Hold-up time, Volume",

author = "Mingxuan Qi and Shili Huang and Cunzhong Li and Haoran Wang and Guorong Zhu and Huai Wang",

note = "Publisher Copyright: {\textcopyright} 2019 IEEE. Copyright: Copyright 2020 Elsevier B.V., All rights reserved.; 10th IEEE International Symposium on Power Electronics for Distributed Generation Systems, PEDG 2019 ; Conference date: 03-06-2019 Through 06-06-2019",

year = "2019",

month = jun,

doi = "10.1109/PEDG.2019.8807642",

language = "English",

series = "IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG) ",

pages = "939--944",

booktitle = "PEDG 2019 - 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems",

publisher = "IEEE",

address = "United States",

}

Qi, M, Huang, S, Li, C, Wang, H, Zhu, G & Wang, H 2019, Design and Benchmark of Capacitive DC Links for the Hold-up Time Application. in PEDG 2019 - 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems., 8807642, IEEE, IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG) , pp. 939-944, 10th IEEE International Symposium on Power Electronics for Distributed Generation Systems, PEDG 2019, Xi'an, China, 03/06/2019. https://doi.org/10.1109/PEDG.2019.8807642

Design and Benchmark of Capacitive DC Links for the Hold-up Time Application. / Qi, Mingxuan; Huang, Shili; Li, Cunzhong et al.
PEDG 2019 - 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems. IEEE, 2019. p. 939-944 8807642 (IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG) ).

Research output: Contribution to book/anthology/report/conference proceeding › Article in proceeding › Research › peer-review

TY - GEN

T1 - Design and Benchmark of Capacitive DC Links for the Hold-up Time Application

AU - Qi, Mingxuan

AU - Huang, Shili

AU - Li, Cunzhong

AU - Wang, Haoran

AU - Zhu, Guorong

AU - Wang, Huai

PY - 2019/6

Y1 - 2019/6

N2 - Capacitive DC links are widely used in power electronic systems to balance the instantaneous power difference between the input source and output load. The conventional capacitive DC link, which uses passive capacitors, encounters challenges in lifetime and power density. Recently, novel active DC links implemented by power electronic circuits are proposed for low voltage ripple requirement application, which can achieve lower energy storage, high power density and longer lifetime. However, the existing design of active DC links can not be extended to the applications with hold-up time requirement directly, due to it does not take the energy storage into account. This paper proposes the design methods for two typical active DC links with the energy storage constraint, so as to achieve specified hold-up time requirement. Moreover, benchmarking between passive and typical active DC links are investigated in terms of cost and volume. The results serve as guideline to select and design capacitive DC links to achieve specified hold-up time requirement.

AB - Capacitive DC links are widely used in power electronic systems to balance the instantaneous power difference between the input source and output load. The conventional capacitive DC link, which uses passive capacitors, encounters challenges in lifetime and power density. Recently, novel active DC links implemented by power electronic circuits are proposed for low voltage ripple requirement application, which can achieve lower energy storage, high power density and longer lifetime. However, the existing design of active DC links can not be extended to the applications with hold-up time requirement directly, due to it does not take the energy storage into account. This paper proposes the design methods for two typical active DC links with the energy storage constraint, so as to achieve specified hold-up time requirement. Moreover, benchmarking between passive and typical active DC links are investigated in terms of cost and volume. The results serve as guideline to select and design capacitive DC links to achieve specified hold-up time requirement.

KW - Capacitive DC link

KW - Cost

KW - Hold-up time

KW - Volume

UR - http://www.scopus.com/inward/record.url?scp=85071910070&partnerID=8YFLogxK

U2 - 10.1109/PEDG.2019.8807642

DO - 10.1109/PEDG.2019.8807642

M3 - Article in proceeding

AN - SCOPUS:85071910070

T3 - IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG)

SP - 939

EP - 944

BT - PEDG 2019 - 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems

PB - IEEE

T2 - 10th IEEE International Symposium on Power Electronics for Distributed Generation Systems, PEDG 2019

Y2 - 3 June 2019 through 6 June 2019

ER -

Qi M, Huang S, Li C, Wang H, Zhu G, Wang H. Design and Benchmark of Capacitive DC Links for the Hold-up Time Application. In PEDG 2019 - 2019 IEEE 10th International Symposium on Power Electronics for Distributed Generation Systems. IEEE. 2019. p. 939-944. 8807642. (IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG) ). doi: 10.1109/PEDG.2019.8807642

Design and Benchmark of Capacitive DC Links for the Hold-up Time Application

Abstract

Conference

Bibliographical note

Keywords

Access to Document

AUB Link

Other files and links

Fingerprint

Cite this