An ASIC Array Architecture for the DITPOS Algorithm

Peter Boje Jensen

An ASIC Array Architecture for the DITPOS Algorithm

Peter Boje Jensen

Institut for Elektroniske Systemer

Publikation: Bidrag til bog/antologi/rapport/konference proceeding › Konferenceartikel i proceeding › Forskning

Originalsprog	Engelsk
Titel	Proceedings of the IFIP TC10/W-G 10.5. International Conference on Very Large Scale Integration'93 : IFIP Transactions
Redaktører	Yanagawa, T. : Ivey, P. A. (eds.)
Forlag	North-Holland
Publikationsdato	1994
Udgave	A-42
Status	Udgivet - 1994
Begivenhed	An ASIC Array Architecture for the DITPOS Algorithm - Varighed: 19 maj 2010 → …

Konference

Konference	An ASIC Array Architecture for the DITPOS Algorithm
Periode	19/05/2010 → …

AUB Link

Søg efter materialet i Aalborg Universitetsbiblioteks søgemaskine

Citationsformater

@inproceedings{086be9009c2e11db8ed6000ea68e967b,

title = "An ASIC Array Architecture for the DITPOS Algorithm",

author = "Jensen, {Peter Boje}",

year = "1994",

language = "English",

editor = "{Yanagawa, T. : Ivey, P. A. (eds.)}",

booktitle = "Proceedings of the IFIP TC10/W-G 10.5. International Conference on Very Large Scale Integration'93",

publisher = "North-Holland",

edition = "A-42",

note = "An ASIC Array Architecture for the DITPOS Algorithm ; Conference date: 19-05-2010",

}

An ASIC Array Architecture for the DITPOS Algorithm. / Jensen, Peter Boje.
Proceedings of the IFIP TC10/W-G 10.5. International Conference on Very Large Scale Integration'93: IFIP Transactions. red. / Yanagawa, T. : Ivey, P. A. (eds.). A-42. udg. North-Holland, 1994.

Publikation: Bidrag til bog/antologi/rapport/konference proceeding › Konferenceartikel i proceeding › Forskning

TY - GEN

T1 - An ASIC Array Architecture for the DITPOS Algorithm

AU - Jensen, Peter Boje

PY - 1994

Y1 - 1994

M3 - Article in proceeding

BT - Proceedings of the IFIP TC10/W-G 10.5. International Conference on Very Large Scale Integration'93

A2 - Yanagawa, T. : Ivey, P. A. (eds.), null

PB - North-Holland

T2 - An ASIC Array Architecture for the DITPOS Algorithm

Y2 - 19 May 2010

ER -