Virtual unit delay for digital frequency adaptive T/4 delay phase-locked loop system

Publikation: Bidrag til bog/antologi/rapport/konference proceedingKonferenceartikel i proceedingForskningpeer review

11 Citationer (Scopus)

Abstrakt

Digital micro-controllers/processors enable the cost-effective control of grid-connected power converter systems in terms of system monitoring, signal processing (e.g., grid synchronization), control (e.g., grid current and voltage control), etc. Normally, the control is implemented in a micro-controller/processor with a fixed sampling rate considering the cost and complexity, where the number of unit delays that have been adopted should be an integer. For instance, in conventional digital control systems, a single-phase T/4 Delay Phase-Locked Loop (PLL) system takes 50 unit delays (i.e., in a 50-Hz system with a sampling frequency of 10-kHz) to create a 90 ◦-lagging voltage
in order to achieve the grid synchronization with the orthogonal voltage system. However, in practice, the grid frequency is a time-variant parameter due to various eventualities, and thus rounding the number of the unit delays for the T/4 Delay PLL system should be done in its implementation. This process will result in performance degradation in the digital control system, as the exactly required number of delays is not realized. Hence, in this paper, a Virtual Unit Delay (VUD) has been proposed to
address such challenges to the digital T/4 Delay PLL system. The proposed VUD adopts linear interpolation polynomial to approximate the fractional delay induced by the varying grid frequency in such a way that the control performance is enhanced. The proposed VUD has been demonstrated on a digitally controlled T/4 Delay PLL system. Experimental results have confirmed the effectiveness of the proposal.
OriginalsprogEngelsk
TitelProceedings of the 2016 8th International Power Electronics and Motion Control Conference - ECCE Asia (IPEMC 2016-ECCE Asia)
Antal sider7
ForlagIEEE Press
Publikationsdatomaj 2016
Sider2910 - 2916
ISBN (Trykt)978-1-5090-1210-7
DOI
StatusUdgivet - maj 2016
Begivenhed2016 8th International Power Electronics and Motion Control Conference - ECCE Asia (IPEMC 2016-ECCE Asia) - Hefei, Kina
Varighed: 22 maj 201625 maj 2016

Konference

Konference2016 8th International Power Electronics and Motion Control Conference - ECCE Asia (IPEMC 2016-ECCE Asia)
LandKina
ByHefei
Periode22/05/201625/05/2016

Fingeraftryk Dyk ned i forskningsemnerne om 'Virtual unit delay for digital frequency adaptive T/4 delay phase-locked loop system'. Sammen danner de et unikt fingeraftryk.

  • Projekter

  • Citationsformater

    Yang, Y., Zhou, K., & Blaabjerg, F. (2016). Virtual unit delay for digital frequency adaptive T/4 delay phase-locked loop system. I Proceedings of the 2016 8th International Power Electronics and Motion Control Conference - ECCE Asia (IPEMC 2016-ECCE Asia) (s. 2910 - 2916). IEEE Press. https://doi.org/10.1109/IPEMC.2016.7512760